{"id":"https://openalex.org/W7139007941","doi":"https://doi.org/10.48550/arxiv.2603.16812","title":"ODIN-Based CPU-GPU Architecture with Replay-Driven Simulation and Emulation","display_name":"ODIN-Based CPU-GPU Architecture with Replay-Driven Simulation and Emulation","publication_year":2026,"publication_date":"2026-03-17","ids":{"openalex":"https://openalex.org/W7139007941","doi":"https://doi.org/10.48550/arxiv.2603.16812"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2603.16812","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2603.16812","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2603.16812","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091926078","display_name":"Nij Dorairaj","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Dorairaj, Nij","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5129941202","display_name":"Debabrata Chatterjee","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chatterjee, Debabrata","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5130144210","display_name":"Hong Wang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wang, Hong","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5129941394","display_name":"Hong Jiang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jiang, Hong","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090867677","display_name":"Alankar Saxena","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Saxena, Alankar","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002149747","display_name":"Altug Koker","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Koker, Altug","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5129902831","display_name":"Thiam Ern Lim","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Lim, Thiam Ern","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5129993456","display_name":"Cathrane Teoh","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Teoh, Cathrane","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5130124060","display_name":"Chuan Yin Loo","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Loo, Chuan Yin","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026307882","display_name":"Bishara Shomar","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shomar, Bishara","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5053299803","display_name":"Anthony Lester","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Lester, Anthony","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":11,"corresponding_author_ids":["https://openalex.org/A5091926078"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.421999990940094,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.421999990940094,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.26660001277923584,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.17720000445842743,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.8345999717712402},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6916000247001648},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5964999794960022},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.5206000208854675},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.45969998836517334},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.43950000405311584},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.43779999017715454},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4212999939918518},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.41670000553131104}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.8345999717712402},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.809499979019165},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6916000247001648},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5964999794960022},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.5206000208854675},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.517799973487854},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4821999967098236},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.45969998836517334},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.43950000405311584},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.43779999017715454},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4212999939918518},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.41670000553131104},{"id":"https://openalex.org/C19527686","wikidata":"https://www.wikidata.org/wiki/Q1665453","display_name":"System integration","level":2,"score":0.38519999384880066},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.35899999737739563},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.35280001163482666},{"id":"https://openalex.org/C2778119891","wikidata":"https://www.wikidata.org/wiki/Q477690","display_name":"CUDA","level":2,"score":0.32710000872612},{"id":"https://openalex.org/C98025372","wikidata":"https://www.wikidata.org/wiki/Q477538","display_name":"Systems architecture","level":3,"score":0.30410000681877136},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.2858999967575073},{"id":"https://openalex.org/C12269588","wikidata":"https://www.wikidata.org/wiki/Q132364","display_name":"Communications protocol","level":2,"score":0.2854999899864197},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.28049999475479126},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.2775000035762787},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2705000042915344},{"id":"https://openalex.org/C2779851693","wikidata":"https://www.wikidata.org/wiki/Q183484","display_name":"Graphics processing unit","level":2,"score":0.2676999866962433},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.26649999618530273},{"id":"https://openalex.org/C47822265","wikidata":"https://www.wikidata.org/wiki/Q854457","display_name":"Complex system","level":2,"score":0.26179999113082886},{"id":"https://openalex.org/C67953723","wikidata":"https://www.wikidata.org/wiki/Q192525","display_name":"Workstation","level":2,"score":0.26089999079704285},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.25949999690055847},{"id":"https://openalex.org/C107683887","wikidata":"https://www.wikidata.org/wiki/Q782466","display_name":"Integration testing","level":3,"score":0.25429999828338623},{"id":"https://openalex.org/C50630238","wikidata":"https://www.wikidata.org/wiki/Q971505","display_name":"General-purpose computing on graphics processing units","level":3,"score":0.2517000138759613}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2603.16812","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2603.16812","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2603.16812","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2603.16812","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Integration":[0],"of":[1,32,77,156],"CPU":[2,79],"and":[3,13,53,85,107,112,122,141,146],"GPU":[4,83,120],"technologies":[5],"is":[6],"a":[7,69,78,86,91,115,150,160],"key":[8],"enabler":[9],"for":[10,163],"modern":[11],"AI":[12],"graphics":[14],"workloads,":[15],"combining":[16],"control-oriented":[17],"processing":[18],"with":[19],"massive":[20],"parallel":[21],"compute":[22],"capability.":[23],"As":[24],"systems":[25],"evolve":[26],"toward":[27],"chiplet-based":[28,164],"architectures,":[29],"pre-silicon":[30],"validation":[31,43,71,158],"tightly":[33],"coupled":[34],"CPU-GPU":[35],"subsystems":[36],"becomes":[37],"increasingly":[38],"challenging":[39],"due":[40],"to":[41],"complex":[42,119],"framework":[44],"setup,":[45],"large":[46],"design":[47,117],"scale,":[48],"high":[49],"concurrency,":[50],"non-deterministic":[51],"execution,":[52],"intricate":[54],"protocol":[55,123],"interactions":[56],"at":[57,129],"chiplet":[58,100],"boundaries,":[59],"often":[60],"resulting":[61],"in":[62],"long":[63],"integration":[64,76,139],"cycles.":[65],"This":[66,133],"paper":[67],"presents":[68],"replay-driven":[70],"methodology":[72,162],"developed":[73],"during":[74],"the":[75,97,130,154],"subsystem,":[80],"multiple":[81],"Xe":[82],"cores,":[84],"configurable":[87],"Network-on-Chip":[88],"(NoC)":[89],"within":[90,149],"foundational":[92],"SoC":[93],"building":[94],"block":[95],"targeting":[96],"ODIN":[98],"integrated":[99],"architecture.":[101],"By":[102],"leveraging":[103],"deterministic":[104],"waveform":[105],"capture":[106],"replay":[108],"across":[109],"both":[110],"simulation":[111],"emulation":[113],"using":[114],"single":[116,151],"database,":[118],"workloads":[121],"sequences":[124],"can":[125],"be":[126],"reproduced":[127],"reliably":[128],"system":[131,144],"level.":[132],"approach":[134],"significantly":[135],"accelerates":[136],"debug,":[137],"improves":[138],"confidence,":[140],"enables":[142],"end-to-end":[143],"boot":[145],"workload":[147],"execution":[148],"quarter,":[152],"demonstrating":[153],"effectiveness":[155],"replay-based":[157],"as":[159],"scalable":[161],"systems.":[165]},"counts_by_year":[],"updated_date":"2026-03-20T20:54:20.808490","created_date":"2026-03-20T00:00:00"}