{"id":"https://openalex.org/W7133319378","doi":"https://doi.org/10.48550/arxiv.2603.00909","title":"Capstone: Power-Capped Pipelining for Coarse-Grained Reconfigurable Array Compilers","display_name":"Capstone: Power-Capped Pipelining for Coarse-Grained Reconfigurable Array Compilers","publication_year":2026,"publication_date":"2026-03-01","ids":{"openalex":"https://openalex.org/W7133319378","doi":"https://doi.org/10.48550/arxiv.2603.00909"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2603.00909","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2603.00909","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2603.00909","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5120791265","display_name":"Sabrina Yarzada","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Yarzada, Sabrina","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5026966440","display_name":"Christopher Torng","orcid":"https://orcid.org/0000-0002-2385-619X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Torng, Christopher","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5120791265"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.659600019454956,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.659600019454956,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.2761000096797943,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.016499999910593033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7167999744415283},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.47589999437332153},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.4223000109195709},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.41040000319480896},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.3815999925136566},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.37610000371932983},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.35260000824928284},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.349700003862381}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7915999889373779},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7167999744415283},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.47589999437332153},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46790000796318054},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45249998569488525},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42910000681877136},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.4223000109195709},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.41040000319480896},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.3815999925136566},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.37610000371932983},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.35260000824928284},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.349700003862381},{"id":"https://openalex.org/C29331672","wikidata":"https://www.wikidata.org/wiki/Q3354468","display_name":"Loop optimization","level":4,"score":0.33799999952316284},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3328999876976013},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.31790000200271606},{"id":"https://openalex.org/C16021271","wikidata":"https://www.wikidata.org/wiki/Q17152552","display_name":"Power domains","level":3,"score":0.3059999942779541},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.30309998989105225},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.29919999837875366},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.2985999882221222},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.29670000076293945},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.29010000824928284},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.2766000032424927},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.2766000032424927},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2743000090122223},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.2728999853134155}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2603.00909","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2603.00909","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2603.00909","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2603.00909","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9243170619010925,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Coarse-grained":[0],"reconfigurable":[1],"arrays":[2],"(CGRAs)":[3],"have":[4],"attracted":[5],"growing":[6],"interest":[7],"because":[8],"they":[9],"exhibit":[10],"performance":[11,45,204],"and":[12,31,44,69,118,164,172,190,201],"energy":[13],"efficiency":[14],"competitive":[15],"with":[16,95],"ASICs":[17],"while":[18,177],"maintaining":[19],"flexibility":[20],"similar":[21],"to":[22,147],"FPGAs.":[23],"These":[24],"properties":[25],"make":[26],"CGRAs":[27],"attractive":[28],"in":[29,56],"accelerator":[30],"other":[32],"power-constrained":[33],"system":[34],"contexts.":[35],"However,":[36],"modern":[37],"CGRA":[38,58],"compilers":[39,59],"aggressively":[40],"pipeline":[41],"for":[42],"frequency":[43,146,150],"improvements,":[46],"often":[47],"violating":[48],"hard":[49],"power":[50,67,73,93,111,136,154,170,175,206],"budgets.":[51],"We":[52],"empirically":[53],"show":[54],"that,":[55],"state-of-the-art":[57],"such":[60,128],"as":[61,192],"Cascade,":[62],"post-place-and-route":[63],"(post-PnR)":[64],"pipelining":[65],"increases":[66],"monotonically":[68],"ultimately":[70],"exceeds":[71],"fixed":[72],"caps":[74],"across":[75],"diverse":[76],"workloads.":[77],"In":[78],"response,":[79],"we":[80,139],"introduce":[81],"\\emph{Capstone},":[82],"a":[83,90,96,122,134,152,157,169],"power-aware":[84],"extension":[85],"of":[86,125,159],"Cascade":[87],"that":[88,99,129,184],"integrates":[89],"fast,":[91],"compiler-resident":[92],"model":[94],"user-tunable":[97],"controller":[98],"guides":[100],"the":[101,114,141,193],"bitstream":[102],"selection":[103],"process":[104],"towards":[105],"optimization":[106],"targets.":[107],"Capstone":[108,167],"predicts":[109],"per-iteration":[110],"directly":[112],"inside":[113],"post-PnR":[115],"compilation":[116,186],"loop":[117],"selects":[119],"one":[120,132],"or":[121],"small":[123],"set":[124],"PnR":[126],"configurations":[127],"at":[130],"least":[131],"meets":[133,168],"user-specified":[135],"cap.":[137,155],"Thus,":[138],"shift":[140],"objective":[142],"from":[143],"indiscriminately":[144],"maximizing":[145,148],"safe":[149],"under":[151,205],"discrete":[153],"On":[156],"suite":[158],"kernels":[160],"spanning":[161],"fundamental":[162],"dense":[163],"sparse":[165],"applications,":[166],"cap":[171],"minimizes":[173],"remaining":[174],"headroom":[176],"preserving":[178],"feasible":[179],"performance.":[180],"Our":[181],"results":[182],"indicate":[183],"cap-aware":[185],"is":[187],"both":[188],"necessary":[189],"practical,":[191],"compiler":[194],"can":[195],"proactively":[196],"land":[197],"on":[198],"cap-compliant":[199],"points":[200],"expose":[202],"predictable":[203],"constraints.":[207]},"counts_by_year":[],"updated_date":"2026-03-04T07:09:34.246503","created_date":"2026-03-04T00:00:00"}