{"id":"https://openalex.org/W7133205952","doi":"https://doi.org/10.48550/arxiv.2602.23828","title":"GenDRAM:Hardware-Software Co-Design of General Platform in DRAM","display_name":"GenDRAM:Hardware-Software Co-Design of General Platform in DRAM","publication_year":2026,"publication_date":"2026-02-27","ids":{"openalex":"https://openalex.org/W7133205952","doi":"https://doi.org/10.48550/arxiv.2602.23828"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2602.23828","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2602.23828","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2602.23828","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5127838799","display_name":"Tsung-Han Lu","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Lu, Tsung-Han","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5127804181","display_name":"Weihong Xu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Xu, Weihong","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5127869285","display_name":"Tajana Rosing","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Rosing, Tajana","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5127838799"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.2639000117778778,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.2639000117778778,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10015","display_name":"Genomics and Phylogenetic Studies","score":0.15940000116825104,"subfield":{"id":"https://openalex.org/subfields/1312","display_name":"Molecular Biology"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12292","display_name":"Graph Theory and Algorithms","score":0.10440000146627426,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6998999714851379},{"id":"https://openalex.org/keywords/workflow","display_name":"Workflow","score":0.6528000235557556},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.6256999969482422},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.5288000106811523},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.46860000491142273},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4277999997138977},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.34290000796318054},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.3418999910354614},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.3140999972820282},{"id":"https://openalex.org/keywords/data-transmission","display_name":"Data transmission","score":0.3027999997138977}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8004000186920166},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6998999714851379},{"id":"https://openalex.org/C177212765","wikidata":"https://www.wikidata.org/wiki/Q627335","display_name":"Workflow","level":2,"score":0.6528000235557556},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.6256999969482422},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.5288000106811523},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47699999809265137},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.46860000491142273},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4277999997138977},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40450000762939453},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.349700003862381},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.34290000796318054},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.3418999910354614},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3208000063896179},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.3140999972820282},{"id":"https://openalex.org/C557945733","wikidata":"https://www.wikidata.org/wiki/Q389772","display_name":"Data transmission","level":2,"score":0.3027999997138977},{"id":"https://openalex.org/C187191949","wikidata":"https://www.wikidata.org/wiki/Q1138496","display_name":"Profiling (computer programming)","level":2,"score":0.29679998755455017},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.29660001397132874},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.290800005197525},{"id":"https://openalex.org/C55282118","wikidata":"https://www.wikidata.org/wiki/Q252683","display_name":"Snapshot (computer storage)","level":2,"score":0.2890999913215637},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2874999940395355},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2865999937057495},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.28450000286102295},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.2842000126838684},{"id":"https://openalex.org/C74912251","wikidata":"https://www.wikidata.org/wiki/Q6815727","display_name":"Memory footprint","level":2,"score":0.28119999170303345},{"id":"https://openalex.org/C162319229","wikidata":"https://www.wikidata.org/wiki/Q175263","display_name":"Data structure","level":2,"score":0.27959999442100525},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.27070000767707825},{"id":"https://openalex.org/C74296488","wikidata":"https://www.wikidata.org/wiki/Q2527392","display_name":"End-to-end principle","level":2,"score":0.26429998874664307},{"id":"https://openalex.org/C19527686","wikidata":"https://www.wikidata.org/wiki/Q1665453","display_name":"System integration","level":2,"score":0.2621999979019165},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.26010000705718994},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.25519999861717224},{"id":"https://openalex.org/C75684735","wikidata":"https://www.wikidata.org/wiki/Q858810","display_name":"Big data","level":2,"score":0.2547999918460846},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.25380000472068787},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.2529999911785126}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2602.23828","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2602.23828","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2602.23828","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2602.23828","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Dynamic":[0],"programming":[1],"(DP)":[2],"algorithms,":[3],"such":[4,91],"as":[5,92],"All-Pairs":[6],"Shortest":[7],"Path":[8],"(APSP)":[9],"and":[10,54,78,120,170],"genomic":[11],"sequence":[12],"alignment,":[13,100],"are":[14,21],"fundamental":[15],"to":[16,86,99],"many":[17],"scientific":[18],"domains":[19],"but":[20],"severely":[22],"bottlenecked":[23],"by":[24,132,165],"data":[25,56,135],"movement":[26],"on":[27,168,173],"conventional":[28],"architectures.":[29],"While":[30],"Processing-in-Memory":[31],"(PIM)":[32],"offers":[33],"a":[34,42,64,102,110,133,157],"promising":[35],"solution,":[36],"existing":[37],"accelerators":[38],"often":[39],"address":[40],"only":[41],"fraction":[43],"of":[44,81,143],"the":[45,75,93,140,174],"work-flow,":[46],"creating":[47],"new":[48],"system-level":[49],"bottlenecks":[50],"in":[51],"host-accelerator":[52],"communication":[53],"off-chip":[55],"streaming.":[57],"In":[58],"this":[59],"work,":[60],"we":[61,152],"propose":[62],"GenDRAM,":[63],"massively":[65],"parallel":[66],"PIM":[67],"accelerator":[68],"that":[69,138,154],"overcomes":[70],"these":[71],"limitations.":[72],"GenDRAM":[73,155],"leverages":[74],"immense":[76],"capacity":[77],"internal":[79],"bandwidth":[80],"monolithic":[82],"3D":[83],"DRAM(M3D":[84],"DRAM)":[85],"integrate":[87],"entire":[88],"data-intensive":[89],"pipelines,":[90],"full":[94],"genomics":[95,176],"workflow":[96],"from":[97],"seeding":[98],"onto":[101],"single":[103],"heterogeneous":[104],"chip.":[105],"At":[106],"its":[107],"core":[108],"is":[109,130],"novel":[111],"architecture":[112],"featuring":[113],"specialized":[114],"Search":[115],"PUs":[116,124],"for":[117,125,146],"memory-intensive":[118],"tasks":[119],"universal,":[121],"multiplier-less":[122],"Compute":[123],"diverse":[126],"DP":[127],"calculations.":[128],"This":[129],"enabled":[131],"3D-aware":[134],"mapping":[136],"strategy":[137],"exploits":[139],"tiered":[141],"latency":[142],"M3D":[144],"DRAM":[145],"performance":[147,159],"optimization.":[148],"Through":[149],"comprehensive":[150],"simulation,":[151],"demonstrate":[153],"achieves":[156],"transformative":[158],"leap,":[160],"outperforming":[161],"state-of-the-art":[162],"GPU":[163],"systems":[164],"over":[166,171],"68x":[167],"APSP":[169],"22x":[172],"end-to-end":[175],"pipeline.":[177]},"counts_by_year":[],"updated_date":"2026-03-03T06:18:10.843953","created_date":"2026-03-03T00:00:00"}