{"id":"https://openalex.org/W7131404187","doi":"https://doi.org/10.48550/arxiv.2602.19720","title":"Interconnect-Aware Logic Resynthesis for Multi-Die FPGAs","display_name":"Interconnect-Aware Logic Resynthesis for Multi-Die FPGAs","publication_year":2026,"publication_date":"2026-02-23","ids":{"openalex":"https://openalex.org/W7131404187","doi":"https://doi.org/10.48550/arxiv.2602.19720"},"language":null,"primary_location":{"id":"pmh:doi:10.48550/arxiv.2602.19720","is_oa":true,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4406922384","display_name":"Open MIND","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"publisher-specific-oa","license_id":"https://openalex.org/licenses/publisher-specific-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":null,"any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5126823170","display_name":"Xiaoke Wang","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Wang, Xiaoke","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033063333","display_name":"Raveena Raikar","orcid":"https://orcid.org/0000-0002-7344-2518"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Raikar, Raveena","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5126799204","display_name":"Markus Rein","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Rein, Markus","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5126847522","display_name":"Ruiqi Chen","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chen, Ruiqi","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5126807728","display_name":"Chang Meng","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Meng, Chang","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5004502321","display_name":"Dirk Stroobandt","orcid":"https://orcid.org/0000-0002-4477-5313"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Stroobandt, Dirk","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5126823170"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9139999747276306,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9139999747276306,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.032600000500679016,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.029999999329447746,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8848000168800354},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5878999829292297},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5572999715805054},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5365999937057495},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.46239998936653137},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4494999945163727},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4348999857902527},{"id":"https://openalex.org/keywords/interposer","display_name":"Interposer","score":0.42640000581741333}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8848000168800354},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6837999820709229},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5878999829292297},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5572999715805054},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5365999937057495},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.46239998936653137},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4494999945163727},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4348999857902527},{"id":"https://openalex.org/C158802814","wikidata":"https://www.wikidata.org/wiki/Q6056418","display_name":"Interposer","level":4,"score":0.42640000581741333},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.40220001339912415},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.38609999418258667},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.3840999901294708},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.38260000944137573},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3691999912261963},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.3382999897003174},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.335099995136261},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.33390000462532043},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.32179999351501465},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3077000081539154},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.28529998660087585},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.28360000252723694},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.2816999852657318},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.2700999975204468},{"id":"https://openalex.org/C2779971761","wikidata":"https://www.wikidata.org/wiki/Q629872","display_name":"Arbiter","level":2,"score":0.26420000195503235},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2581999897956848}],"mesh":[],"locations_count":2,"locations":[{"id":"pmh:doi:10.48550/arxiv.2602.19720","is_oa":true,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4406922384","display_name":"Open MIND","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"publisher-specific-oa","license_id":"https://openalex.org/licenses/publisher-specific-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"},{"id":"doi:10.48550/arxiv.2602.19720","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2602.19720","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"pmh:doi:10.48550/arxiv.2602.19720","is_oa":true,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4406922384","display_name":"Open MIND","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"publisher-specific-oa","license_id":"https://openalex.org/licenses/publisher-specific-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Multi-die":[0],"FPGAs":[1,125],"enable":[2],"device":[3],"scaling":[4],"beyond":[5],"reticle":[6],"limits":[7],"but":[8],"introduce":[9],"severe":[10],"interconnect":[11,32,109],"overhead":[12],"across":[13],"die":[14,68],"boundaries.":[15],"Inter-die":[16],"connections,":[17],"commonly":[18],"referred":[19],"to":[20,58,71,95,159,167],"as":[21],"super-long":[22],"lines":[23],"(SLLs),":[24],"incur":[25],"high":[26],"delay":[27],"and":[28,38,80,111,134,165],"consume":[29],"scarce":[30,107],"interposer":[31,108],"resources,":[33,110],"often":[34],"dominating":[35],"critical":[36,102],"paths":[37],"complicating":[39],"physical":[40,96,114],"design.":[41],"To":[42],"address":[43],"this,":[44],"this":[45],"work":[46],"proposes":[47],"an":[48,180,219],"interconnect-aware":[49],"logic":[50,73,216],"resynthesis":[51,65,130],"method":[52,100,131,151],"that":[53,210],"restructures":[54],"the":[55,60,85,91,98,128,139,149,153,207,215],"LUT-level":[56],"netlist":[57],"reduce":[59],"number":[61,86,154],"of":[62,87,155,184],"SLLs.":[63,82],"The":[64],"engine":[66],"uses":[67],"partitioning":[69],"information":[70],"apply":[72],"resubstitutions,":[74],"which":[75],"simplifies":[76],"local":[77],"circuit":[78],"structures":[79],"eliminates":[81],"By":[83],"reducing":[84,211],"SLLs":[88,156,196],"early":[89],"in":[90],"design":[92,115],"flow,":[93],"prior":[94],"implementation,":[97],"proposed":[99,129,150],"shortens":[101],"paths,":[103],"alleviates":[104],"pressure":[105],"on":[106,138],"improves":[112],"overall":[113],"flexibility.":[116],"We":[117],"further":[118],"build":[119],"a":[120,146,162,170],"tool":[121,177],"flow":[122,178],"for":[123,161,169,222],"multi-die":[124,223],"by":[126,157],"integrating":[127],"with":[132,145],"packing":[133],"placement.":[135],"Experimental":[136],"results":[137,208],"EPFL":[140],"benchmarks":[141],"show":[142],"that,":[143],"compared":[144],"state-of-the-art":[147],"framework,":[148],"reduces":[152],"up":[158,166],"24.8%":[160],"2-die":[163],"FPGA":[164],"27.38%":[168],"3-die":[171],"FPGA.":[172],"On":[173,190],"MCNC":[174],"benchmarks,":[175,192],"our":[176],"achieves":[179],"average":[181],"SLL":[182],"reduction":[183],"1.65%":[185],"while":[186],"preserving":[187],"placement":[188],"quality.":[189],"Koios":[191],"where":[193],"fewer":[194],"removable":[195],"exist,":[197],"several":[198],"designs":[199],"still":[200],"exhibit":[201],"considerable":[202],"inter-die":[203,212],"edge":[204],"reductions.":[205],"Overall,":[206],"confirm":[209],"connections":[213],"at":[214],"level":[217],"is":[218],"effective":[220],"approach":[221],"FPGAs.":[224]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2026-02-26T00:00:00"}