{"id":"https://openalex.org/W7129684220","doi":"https://doi.org/10.48550/arxiv.2602.13434","title":"ORAP: Optimized Row Access Prefetching for Rowhammer-mitigated Memory","display_name":"ORAP: Optimized Row Access Prefetching for Rowhammer-mitigated Memory","publication_year":2026,"publication_date":"2026-02-13","ids":{"openalex":"https://openalex.org/W7129684220","doi":"https://doi.org/10.48550/arxiv.2602.13434"},"language":null,"primary_location":{"id":"pmh:doi:10.48550/arxiv.2602.13434","is_oa":true,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4406922384","display_name":"Open MIND","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":null,"any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5119647194","display_name":"Maccoy Merrell","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Merrell, Maccoy","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5126197898","display_name":"Daniel Puckett","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Puckett, Daniel","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004605474","display_name":"Gino Chacon","orcid":"https://orcid.org/0000-0001-6443-579X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chacon, Gino","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014845043","display_name":"Jeffrey Stuecheli","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Stuecheli, Jeffrey","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075480787","display_name":"Stavros Kalafatis","orcid":"https://orcid.org/0000-0002-7543-2479"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kalafatis, Stavros","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5057710323","display_name":"Paul Gratz","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Gratz, Paul V.","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9402999877929688,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9402999877929688,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.011500000022351742,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.008999999612569809,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8618999719619751},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6492000222206116},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5974000096321106},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.453900009393692},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.43130001425743103},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.42559999227523804},{"id":"https://openalex.org/keywords/performance-improvement","display_name":"Performance improvement","score":0.40639999508857727},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.3919000029563904},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.37940001487731934}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8618999719619751},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7595000267028809},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6492000222206116},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5974000096321106},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5601999759674072},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.453900009393692},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.43130001425743103},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.42559999227523804},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4189999997615814},{"id":"https://openalex.org/C2778915421","wikidata":"https://www.wikidata.org/wiki/Q3643177","display_name":"Performance improvement","level":2,"score":0.40639999508857727},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.3919000029563904},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3815000057220459},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.37940001487731934},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.352400004863739},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.3240000009536743},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.3199000060558319},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.3188999891281128},{"id":"https://openalex.org/C18762648","wikidata":"https://www.wikidata.org/wiki/Q42213","display_name":"Work (physics)","level":2,"score":0.3179999887943268},{"id":"https://openalex.org/C135598885","wikidata":"https://www.wikidata.org/wiki/Q1366302","display_name":"Row","level":2,"score":0.2973000109195709},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.29429998993873596},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.28029999136924744},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.2736000120639801},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.26899999380111694},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.26899999380111694},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.2549000084400177},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.25130000710487366}],"mesh":[],"locations_count":2,"locations":[{"id":"pmh:doi:10.48550/arxiv.2602.13434","is_oa":true,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4406922384","display_name":"Open MIND","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"},{"id":"doi:10.48550/arxiv.2602.13434","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2602.13434","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"pmh:doi:10.48550/arxiv.2602.13434","is_oa":true,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4406922384","display_name":"Open MIND","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7218720316886902}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Rowhammer":[0,120,134,154],"is":[1,149],"a":[2,10,229],"well-studied":[3],"DRAM":[4,113,173,204,222],"phenomenon":[5],"wherein":[6],"multiple":[7],"activations":[8],"to":[9,26,53,125,136,199,207],"given":[11],"row":[12],"can":[13,93],"cause":[14],"bit":[15],"flips":[16],"in":[17,169,175,242],"adjacent":[18],"rows.":[19],"Many":[20],"mitigation":[21,69],"techniques":[22],"have":[23,54],"been":[24],"introduced":[25],"address":[27],"Rowhammer,":[28],"with":[29,215],"some":[30],"support":[31],"being":[32],"incorporated":[33],"into":[34],"the":[35,65,73,141,160,182,189,209,216,233],"JEDEC":[36],"DDR5":[37],"standard":[38],"for":[39,211],"per-row-activation-counter":[40],"(PRAC)":[41],"and":[42,60,91,111,133,171,227,238],"refresh-management":[43],"(RFM)":[44],"systems.":[45],"Mitigation":[46],"schemes":[47,70],"built":[48],"on":[49],"these":[50,92],"mechanisms":[51],"claim":[52],"various":[55],"levels":[56],"of":[57,67,75,107,119,159,162,184,203,236],"area,":[58],"power,":[59],"performance":[61,97,117,142],"overheads.":[62],"To":[63],"date":[64],"evaluation":[66],"existing":[68],"typically":[71],"neglects":[72],"impact":[74],"other":[76],"memory":[77,109,126,164,245],"system":[78],"components":[79],"such":[80],"as":[81],"hardware":[82,89,131,147],"prefetchers.":[83],"Nearly":[84],"all":[85],"modern":[86],"systems":[87],"incorporate":[88],"prefetching":[90,167,241],"significantly":[94,180],"improve":[95],"processor":[96],"through":[98],"speculative":[99,163],"cache":[100,200],"population.":[101],"These":[102],"prefetchers":[103,132,148],"induce":[104],"higher":[105],"numbers":[106],"downstream":[108],"requests":[110],"increase":[112],"activation":[114,223],"rates.":[115],"The":[116],"overhead":[118],"mitigations":[121,135],"are":[122],"tied":[123],"directly":[124],"access":[127],"patterns,":[128],"exposing":[129],"both":[130],"cross-interaction.":[137],"We":[138],"find":[139],"that":[140,177],"improvement":[143],"provided":[144],"by":[145,153,225,254],"prior-work":[146],"often":[150],"severely":[151],"impacted":[152],"mitigations.":[155],"In":[156],"effect,":[157],"much":[158],"benefit":[161],"references":[165,174],"from":[166],"lies":[168],"accelerating":[170],"reordering":[172],"ways":[176],"trigger":[178],"mitigations,":[179,249],"reducing":[181],"benefits":[183],"prefetching.":[185],"This":[186],"work":[187],"proposes":[188],"Optimized":[190],"Row":[191],"Access":[192],"Prefetcher":[193],"(ORAP),":[194],"leveraging":[195],"last-level-cache":[196],"(LLC)":[197],"space":[198],"large":[201],"portions":[202],"rowbuffer":[205],"contents":[206],"reduce":[208],"need":[210],"future":[212],"activations.":[213],"Working":[214],"state-of-the-art":[217],"Berti":[218,237],"prefetcher,":[219],"ORAP":[220,250],"reduces":[221,251],"rates":[224],"51.3%":[226],"achieves":[228],"4.6%":[230],"speedup":[231],"over":[232],"prefetcher":[234],"configuration":[235],"SPP-PPF":[239],"when":[240],"an":[243],"RFM-mitigated":[244],"system.":[246],"Under":[247],"PRAC":[248],"energy":[252],"overheads":[253],"11.8%.":[255]},"counts_by_year":[],"updated_date":"2026-07-01T06:00:48.157686","created_date":"2026-02-18T00:00:00"}