{"id":"https://openalex.org/W7127360360","doi":"https://doi.org/10.48550/arxiv.2602.00510","title":"PCBSchemaGen: Constraint-Guided Schematic Design via LLM for Printed Circuit Boards (PCB)","display_name":"PCBSchemaGen: Constraint-Guided Schematic Design via LLM for Printed Circuit Boards (PCB)","publication_year":2026,"publication_date":"2026-01-31","ids":{"openalex":"https://openalex.org/W7127360360","doi":"https://doi.org/10.48550/arxiv.2602.00510"},"language":null,"primary_location":{"id":"pmh:doi:10.48550/arxiv.2602.00510","is_oa":true,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4406922384","display_name":"Open MIND","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"publisher-specific-oa","license_id":"https://openalex.org/licenses/publisher-specific-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":null,"any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102658870","display_name":"Huanghaohe Zou","orcid":"https://orcid.org/0009-0008-7206-6005"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Zou, Huanghaohe","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101902729","display_name":"Han Peng","orcid":"https://orcid.org/0000-0001-8400-4663"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Han, Peng","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083780857","display_name":"Emad Nazerian","orcid":"https://orcid.org/0009-0009-6115-7291"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Nazerian, Emad","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5124963855","display_name":"Alex Q. Huang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Huang, Alex Q.","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5102658870"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.746999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.746999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11450","display_name":"Model-Driven Software Engineering Techniques","score":0.08389999717473984,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.02410000003874302,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.9205999970436096},{"id":"https://openalex.org/keywords/printed-circuit-board","display_name":"Printed circuit board","score":0.5788000226020813},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.5234000086784363},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.42640000581741333},{"id":"https://openalex.org/keywords/focus","display_name":"Focus (optics)","score":0.3889000117778778},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3833000063896179},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.375900000333786},{"id":"https://openalex.org/keywords/troubleshooting","display_name":"Troubleshooting","score":0.3714999854564667}],"concepts":[{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.9205999970436096},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6593000292778015},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.5788000226020813},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.5234000086784363},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.42640000581741333},{"id":"https://openalex.org/C192209626","wikidata":"https://www.wikidata.org/wiki/Q190909","display_name":"Focus (optics)","level":2,"score":0.3889000117778778},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3833000063896179},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.375900000333786},{"id":"https://openalex.org/C147494362","wikidata":"https://www.wikidata.org/wiki/Q2078905","display_name":"Troubleshooting","level":2,"score":0.3714999854564667},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.3666999936103821},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34950000047683716},{"id":"https://openalex.org/C106246047","wikidata":"https://www.wikidata.org/wiki/Q4928435","display_name":"Iterative design","level":3,"score":0.34779998660087585},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.34389999508857727},{"id":"https://openalex.org/C2781384022","wikidata":"https://www.wikidata.org/wiki/Q1172383","display_name":"Datasheet","level":2,"score":0.33570000529289246},{"id":"https://openalex.org/C184337299","wikidata":"https://www.wikidata.org/wiki/Q1437428","display_name":"Semantics (computer science)","level":2,"score":0.3255999982357025},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.30869999527931213},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.2994000017642975},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2955000102519989},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29420000314712524},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.28040000796318054},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.26989999413490295},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.266400009393692},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.26420000195503235}],"mesh":[],"locations_count":2,"locations":[{"id":"pmh:doi:10.48550/arxiv.2602.00510","is_oa":true,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4406922384","display_name":"Open MIND","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"publisher-specific-oa","license_id":"https://openalex.org/licenses/publisher-specific-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"},{"id":"doi:10.48550/arxiv.2602.00510","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2602.00510","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"pmh:doi:10.48550/arxiv.2602.00510","is_oa":true,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4406922384","display_name":"Open MIND","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"publisher-specific-oa","license_id":"https://openalex.org/licenses/publisher-specific-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"},"sustainable_development_goals":[{"score":0.5641402006149292,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Printed":[0],"Circuit":[1],"Board":[2],"(PCB)":[3],"schematic":[4,48,74,129],"design":[5,28,49,75,143],"plays":[6],"an":[7,89,123],"essential":[8],"role":[9],"in":[10],"all":[11],"areas":[12],"of":[13,56,62],"electronic":[14],"industries.":[15],"Unlike":[16],"prior":[17],"works":[18],"that":[19,76,139],"focus":[20],"on":[21,126],"digital":[22],"or":[23],"analog":[24],"circuits":[25],"alone,":[26],"PCB":[27,47,73,128],"must":[29],"handle":[30],"heterogeneous":[31],"digital,":[32,132],"analog,":[33,133],"and":[34,43,59,80,113,119,134,145],"power":[35,135],"signals":[36],"while":[37],"adhering":[38],"to":[39,53],"real-world":[40,106],"IC":[41,107],"packages":[42],"pin":[44],"constraints.":[45,121],"Automated":[46],"remains":[50],"unexplored":[51],"due":[52],"the":[54,60,68],"scarcity":[55],"open-source":[57],"data":[58],"absence":[61],"simulation-based":[63],"verification.":[64],"We":[65],"introduce":[66],"PCBSchemaGen,":[67],"first":[69],"training-free":[70],"framework":[71,103],"for":[72],"comprises":[77],"LLM":[78],"agent":[79],"Constraint-guided":[81],"synthesis.":[82],"Our":[83],"approach":[84],"makes":[85],"three":[86],"contributions:":[87],"1.":[88],"LLM-based":[90],"code":[91],"generation":[92],"paradigm":[93],"with":[94,97],"iterative":[95],"feedback":[96],"domain-specific":[98],"prompts.":[99],"2.":[100],"a":[101,105],"verification":[102],"leveraging":[104],"datasheet":[108],"derived":[109],"Knowledge":[110],"Graph":[111],"(KG)":[112],"Subgraph":[114],"Isomorphism":[115],"encoding":[116],"pin-role":[117],"semantics":[118],"topological":[120],"3.":[122],"extensive":[124],"experiment":[125],"23":[127],"tasks":[130],"spanning":[131],"domains.":[136],"Results":[137],"demonstrate":[138],"PCBSchemaGen":[140],"significantly":[141],"improves":[142],"accuracy":[144],"computational":[146],"efficiency.":[147]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2026-02-04T00:00:00"}