{"id":"https://openalex.org/W7119759628","doi":"https://doi.org/10.48550/arxiv.2601.04505","title":"CircuitLM: A Multi-Agent LLM-Aided Design Framework for Generating Circuit Schematics from Natural Language Prompts","display_name":"CircuitLM: A Multi-Agent LLM-Aided Design Framework for Generating Circuit Schematics from Natural Language Prompts","publication_year":2026,"publication_date":"2026-01-08","ids":{"openalex":"https://openalex.org/W7119759628","doi":"https://doi.org/10.48550/arxiv.2601.04505"},"language":null,"primary_location":{"id":"doi:10.48550/arxiv.2601.04505","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2601.04505","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2601.04505","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5122402417","display_name":"Khandakar Shakib Al Hasan","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Hasan, Khandakar Shakib Al","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091932307","display_name":"Syed Rifat Raiyan","orcid":"https://orcid.org/0009-0004-3558-3418"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Raiyan, Syed Rifat","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5122647891","display_name":"Hasin Mahtab Alvee","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Alvee, Hasin Mahtab","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5091014018","display_name":"Md. Wahid Sadik","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sadik, Wahid","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5122402417"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.23489999771118164,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.23489999771118164,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11948","display_name":"Machine Learning in Materials Science","score":0.15309999883174896,"subfield":{"id":"https://openalex.org/subfields/2505","display_name":"Materials Chemistry"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.08799999952316284,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.7516000270843506},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.6880999803543091},{"id":"https://openalex.org/keywords/json","display_name":"JSON","score":0.5145000219345093},{"id":"https://openalex.org/keywords/natural-language","display_name":"Natural language","score":0.49079999327659607},{"id":"https://openalex.org/keywords/workflow","display_name":"Workflow","score":0.46299999952316284},{"id":"https://openalex.org/keywords/natural-language-generation","display_name":"Natural language generation","score":0.4269999861717224},{"id":"https://openalex.org/keywords/assembly-language","display_name":"Assembly language","score":0.41690000891685486},{"id":"https://openalex.org/keywords/design-language","display_name":"Design language","score":0.391400009393692}],"concepts":[{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.7516000270843506},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6904000043869019},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.6880999803543091},{"id":"https://openalex.org/C2780416260","wikidata":"https://www.wikidata.org/wiki/Q2063","display_name":"JSON","level":2,"score":0.5145000219345093},{"id":"https://openalex.org/C195324797","wikidata":"https://www.wikidata.org/wiki/Q33742","display_name":"Natural language","level":2,"score":0.49079999327659607},{"id":"https://openalex.org/C177212765","wikidata":"https://www.wikidata.org/wiki/Q627335","display_name":"Workflow","level":2,"score":0.46299999952316284},{"id":"https://openalex.org/C2776187449","wikidata":"https://www.wikidata.org/wiki/Q1513879","display_name":"Natural language generation","level":3,"score":0.4269999861717224},{"id":"https://openalex.org/C50831359","wikidata":"https://www.wikidata.org/wiki/Q165436","display_name":"Assembly language","level":3,"score":0.41690000891685486},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.39890000224113464},{"id":"https://openalex.org/C49777639","wikidata":"https://www.wikidata.org/wiki/Q5264354","display_name":"Design language","level":2,"score":0.391400009393692},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.37290000915527344},{"id":"https://openalex.org/C2776459999","wikidata":"https://www.wikidata.org/wiki/Q2119376","display_name":"Fidelity","level":2,"score":0.3352000117301941},{"id":"https://openalex.org/C196796808","wikidata":"https://www.wikidata.org/wiki/Q132629","display_name":"Electrical network","level":2,"score":0.33500000834465027},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3294000029563904},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.30959999561309814},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.3095000088214874},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.295199990272522},{"id":"https://openalex.org/C138331895","wikidata":"https://www.wikidata.org/wiki/Q11650","display_name":"Electronics","level":2,"score":0.29280000925064087},{"id":"https://openalex.org/C39799792","wikidata":"https://www.wikidata.org/wiki/Q1045991","display_name":"Circuit diagram","level":2,"score":0.28870001435279846},{"id":"https://openalex.org/C67463725","wikidata":"https://www.wikidata.org/wiki/Q17081452","display_name":"Natural language programming","level":5,"score":0.26669999957084656},{"id":"https://openalex.org/C2779439875","wikidata":"https://www.wikidata.org/wiki/Q1078276","display_name":"Natural language understanding","level":3,"score":0.26420000195503235},{"id":"https://openalex.org/C36464697","wikidata":"https://www.wikidata.org/wiki/Q451553","display_name":"Visualization","level":2,"score":0.2590000033378601}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2601.04505","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2601.04505","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2601.04505","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2601.04505","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Generating":[0],"accurate":[1],"circuit":[2,176],"schematics":[3],"from":[4],"high-level":[5],"natural":[6,167],"language":[7,20,168],"descriptions":[8],"remains":[9],"a":[10,40,65,99,116,121],"persistent":[11],"challenge":[12],"in":[13,64],"electronic":[14],"design":[15,145],"automation":[16],"(EDA),":[17],"as":[18],"large":[19],"models":[21],"(LLMs)":[22],"frequently":[23],"hallucinate":[24],"components,":[25],"violate":[26],"strict":[27,132],"physical":[28,59],"constraints,":[29],"and":[30,57,89,162,174,180],"produce":[31],"non-machine-readable":[32],"outputs.":[33],"To":[34,110],"address":[35],"this,":[36],"we":[37,114],"present":[38],"CircuitLM,":[39],"multi-agent":[41],"pipeline":[42],"that":[43,147],"translates":[44],"user":[45],"prompts":[46,105],"into":[47],"structured,":[48],"visually":[49],"interpretable":[50],"$\\texttt{CircuitJSON}$":[51],"schematics.":[52],"The":[53],"framework":[54],"mitigates":[55],"hallucination":[56],"ensures":[58],"viability":[60],"by":[61,131],"grounding":[62],"generation":[63],"curated,":[66],"embedding-powered":[67],"component":[68,76],"knowledge":[69],"base":[70],"through":[71],"five":[72,107],"sequential":[73],"stages:":[74],"(i)":[75],"identification,":[77],"(ii)":[78],"canonical":[79],"pinout":[80],"retrieval,":[81],"(iii)":[82],"chain-of-thought":[83],"reasoning,":[84],"(iv)":[85],"JSON":[86],"schematic":[87],"synthesis,":[88],"(v)":[90],"interactive":[91],"force-directed":[92],"visualization.":[93],"We":[94],"evaluate":[95],"the":[96],"system":[97],"on":[98],"dataset":[100],"of":[101],"100":[102],"unique":[103],"circuit-design":[104],"using":[106],"state-of-the-art":[108],"LLMs.":[109],"systematically":[111],"assess":[112],"performance,":[113],"deploy":[115],"rigorous":[117],"dual-layered":[118],"evaluation":[119],"methodology:":[120],"deterministic":[122,161],"Electrical":[123],"Rule":[124],"Checking":[125],"(ERC)":[126],"engine":[127],"categorizes":[128],"topological":[129],"faults":[130],"severity":[133],"(Critical,":[134],"Major,":[135],"Minor,":[136],"Warning),":[137],"while":[138],"an":[139],"LLM-as-a-judge":[140],"meta-evaluator":[141],"identifies":[142],"complex,":[143],"context-aware":[144],"flaws":[146],"bypass":[148],"standard":[149],"rule-based":[150],"checkers.":[151],"Ultimately,":[152],"this":[153],"work":[154],"demonstrates":[155],"how":[156],"targeted":[157],"retrieval":[158],"combined":[159],"with":[160],"semantic":[163],"verification":[164],"can":[165],"bridge":[166],"to":[169],"structurally":[170],"viable,":[171],"schematic-ready":[172],"hardware":[173],"safe":[175],"prototyping.":[177],"Our":[178],"code":[179],"data":[181],"will":[182],"be":[183],"made":[184],"public.":[185]},"counts_by_year":[],"updated_date":"2026-03-20T20:47:17.329874","created_date":"2026-01-10T00:00:00"}