{"id":"https://openalex.org/W4416786420","doi":"https://doi.org/10.48550/arxiv.2511.21267","title":"Defect-Aware Physics-Based Compact Model for Ferroelectric nvCap: From TCAD Calibration to Circuit Co-Design","display_name":"Defect-Aware Physics-Based Compact Model for Ferroelectric nvCap: From TCAD Calibration to Circuit Co-Design","publication_year":2025,"publication_date":"2025-11-26","ids":{"openalex":"https://openalex.org/W4416786420","doi":"https://doi.org/10.48550/arxiv.2511.21267"},"language":null,"primary_location":{"id":"pmh:oai:arXiv.org:2511.21267","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2511.21267","pdf_url":"https://arxiv.org/pdf/2511.21267","source":{"id":"https://openalex.org/S4393918464","display_name":"ArXiv.org","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"type":"preprint","indexed_in":["arxiv","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/2511.21267","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067055274","display_name":"Luca Fehlings","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Fehlings, Luca","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077077079","display_name":"Nitin Raut","orcid":"https://orcid.org/0000-0002-8331-6777"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Raut, Nihal","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036406562","display_name":"Md. Hanif Ali","orcid":"https://orcid.org/0000-0002-0212-0298"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ali, Md. Hanif","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021479723","display_name":"Francesco Maria Puglisi","orcid":"https://orcid.org/0000-0001-6178-2614"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Puglisi, Francesco M.","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083166491","display_name":"Andrea Padovani","orcid":"https://orcid.org/0000-0003-1145-5257"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Padovani, Andrea","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060135252","display_name":"Veeresh Deshpande","orcid":"https://orcid.org/0000-0002-0349-4857"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Deshpande, Veeresh","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5072304262","display_name":"Erika Covi","orcid":"https://orcid.org/0000-0003-0479-6897"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Covi, Erika","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5067055274"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.8181999921798706,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.8181999921798706,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10107","display_name":"Ferroelectric and Piezoelectric Materials","score":0.07569999992847443,"subfield":{"id":"https://openalex.org/subfields/2505","display_name":"Materials Chemistry"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.03590000048279762,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.6869000196456909},{"id":"https://openalex.org/keywords/ferroelectricity","display_name":"Ferroelectricity","score":0.5181999802589417},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4708999991416931},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.42480000853538513},{"id":"https://openalex.org/keywords/polarization","display_name":"Polarization (electrochemistry)","score":0.4172999858856201},{"id":"https://openalex.org/keywords/negative-impedance-converter","display_name":"Negative impedance converter","score":0.3862999975681305},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.3628000020980835},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.36070001125335693},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.3587999939918518}],"concepts":[{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.6869000196456909},{"id":"https://openalex.org/C79090758","wikidata":"https://www.wikidata.org/wiki/Q1045739","display_name":"Ferroelectricity","level":3,"score":0.5181999802589417},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4871000051498413},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4708999991416931},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.42480000853538513},{"id":"https://openalex.org/C205049153","wikidata":"https://www.wikidata.org/wiki/Q2698605","display_name":"Polarization (electrochemistry)","level":2,"score":0.4172999858856201},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3953999876976013},{"id":"https://openalex.org/C7729237","wikidata":"https://www.wikidata.org/wiki/Q1724261","display_name":"Negative impedance converter","level":4,"score":0.3862999975681305},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.382099986076355},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.3815000057220459},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.3628000020980835},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.36070001125335693},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.3587999939918518},{"id":"https://openalex.org/C33347731","wikidata":"https://www.wikidata.org/wiki/Q285210","display_name":"Stacking","level":2,"score":0.3393999934196472},{"id":"https://openalex.org/C150072415","wikidata":"https://www.wikidata.org/wiki/Q5275337","display_name":"Differential capacitance","level":4,"score":0.3391999900341034},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.3366999924182892},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.32820001244544983},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.3240000009536743},{"id":"https://openalex.org/C189366214","wikidata":"https://www.wikidata.org/wiki/Q4103842","display_name":"Ferroelectric capacitor","level":4,"score":0.32359999418258667},{"id":"https://openalex.org/C2778751112","wikidata":"https://www.wikidata.org/wiki/Q835016","display_name":"Window (computing)","level":2,"score":0.3197999894618988},{"id":"https://openalex.org/C78639753","wikidata":"https://www.wikidata.org/wiki/Q3318160","display_name":"Behavioral modeling","level":2,"score":0.3158000111579895},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.2897999882698059},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.28130000829696655},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.2775999903678894},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2732999920845032},{"id":"https://openalex.org/C143141573","wikidata":"https://www.wikidata.org/wiki/Q7450971","display_name":"Sense (electronics)","level":2,"score":0.27309998869895935},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.27219998836517334},{"id":"https://openalex.org/C154318817","wikidata":"https://www.wikidata.org/wiki/Q2157249","display_name":"Parasitic capacitance","level":4,"score":0.26840001344680786},{"id":"https://openalex.org/C18762648","wikidata":"https://www.wikidata.org/wiki/Q42213","display_name":"Work (physics)","level":2,"score":0.2662999927997589}],"mesh":[],"locations_count":2,"locations":[{"id":"pmh:oai:arXiv.org:2511.21267","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2511.21267","pdf_url":"https://arxiv.org/pdf/2511.21267","source":{"id":"https://openalex.org/S4393918464","display_name":"ArXiv.org","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},{"id":"doi:10.48550/arxiv.2511.21267","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2511.21267","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:2511.21267","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2511.21267","pdf_url":"https://arxiv.org/pdf/2511.21267","source":{"id":"https://openalex.org/S4393918464","display_name":"ArXiv.org","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5132239285","display_name":"Memristive Neurons and Synapses for Neuromorphic Edge Computing","funder_award_id":"101042585","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G8051717526","display_name":null,"funder_award_id":"Grant","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G8318064016","display_name":null,"funder_award_id":"Horizon","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G88163903","display_name":null,"funder_award_id":"Ubbo Emmius","funder_id":"https://openalex.org/F4320320933","funder_display_name":"Rijksuniversiteit Groningen"}],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320320719","display_name":"Department of Science and Technology, Ministry of Science and Technology, India","ror":"https://ror.org/0101xrq71"},{"id":"https://openalex.org/F4320320933","display_name":"Rijksuniversiteit Groningen","ror":"https://ror.org/012p63287"},{"id":"https://openalex.org/F4320321977","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326"},{"id":"https://openalex.org/F4320323448","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152"},{"id":"https://openalex.org/F4320334322","display_name":"HORIZON EUROPE Framework Programme","ror":null}],"has_content":{"pdf":true,"grobid_xml":false},"content_urls":{"pdf":"https://content.openalex.org/works/W4416786420.pdf"},"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Ferroelectric":[0],"non-volatile":[1,49],"capacitance-based":[2],"memories":[3,156],"enable":[4],"non-destructive":[5],"readout":[6],"and":[7,38,85,98,102,113,131,154,159],"low-power":[8],"in-memory":[9],"computing":[10],"with":[11,125],"3D":[12],"stacking":[13],"potential.":[14],"However,":[15],"their":[16],"limited":[17],"memory":[18,123],"window":[19],"(1-10":[20],"fF/\u03bcm)":[21],"requires":[22],"material-device-circuit":[23],"co-optimization.":[24],"Existing":[25],"compact":[26,69,91,145],"models":[27,70],"fail":[28],"to":[29],"capture":[30],"the":[31,52,57,61,67,78,137,149],"physics":[32],"of":[33,56,66,77,83,133,151],"small-signal":[34,53,95],"capacitance,":[35,96],"device":[36,103,134],"variability,":[37],"cycling":[39],"degradation,":[40],"which":[41,147],"are":[42],"critical":[43],"parameters":[44],"for":[45,157],"circuit":[46,114,138],"design.":[47],"In":[48],"capacitance":[50,54,79],"devices,":[51],"difference":[55],"polarization":[58],"states":[59],"is":[60],"key":[62],"metric.":[63],"The":[64],"majority":[65],"reported":[68],"do":[71],"not":[72],"incorporate":[73],"any":[74],"physical":[75],"model":[76,92,146],"as":[80],"a":[81,89,143],"function":[82],"voltage":[84],"polarization.":[86],"We":[87],"present":[88],"physics-based":[90],"that":[93],"captures":[94],"interface":[97],"bulk":[99],"defect":[100],"contributions,":[101],"variations":[104],"through":[105],"multi-scale":[106],"modeling":[107],"combining":[108],"experimental":[109],"data,":[110],"TCAD":[111],"simulations,":[112],"validation.":[115],"Based":[116],"on":[117],"this":[118],"methodology,":[119],"we":[120],"show":[121],"optimized":[122],"read-out":[124],"+/-":[126],"5":[127],"mV":[128],"sense":[129],"margin":[130],"impact":[132],"endurance":[135],"at":[136],"level.":[139],"This":[140],"work":[141],"presents":[142],"comprehensive":[144],"enables":[148],"design":[150],"selector-less":[152],"arrays":[153],"3D-stacked":[155],"compute-in-memory":[158],"storage":[160],"memory.":[161]},"counts_by_year":[],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2025-11-28T00:00:00"}