{"id":"https://openalex.org/W4415947786","doi":"https://doi.org/10.48550/arxiv.2510.15914","title":"VeriGRAG: Enhancing LLM-Based Verilog Code Generation with Structure-Aware Soft Prompts","display_name":"VeriGRAG: Enhancing LLM-Based Verilog Code Generation with Structure-Aware Soft Prompts","publication_year":2025,"publication_date":"2025-09-27","ids":{"openalex":"https://openalex.org/W4415947786","doi":"https://doi.org/10.48550/arxiv.2510.15914"},"language":null,"primary_location":{"id":"pmh:oai:arXiv.org:2510.15914","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2510.15914","pdf_url":"https://arxiv.org/pdf/2510.15914","source":{"id":"https://openalex.org/S4393918464","display_name":"ArXiv.org","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"type":"preprint","indexed_in":["arxiv","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/2510.15914","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101475522","display_name":"Jiayu Zhao","orcid":"https://orcid.org/0000-0002-7188-8508"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Zhao, Jiayu","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5100423614","display_name":"Song Chen","orcid":"https://orcid.org/0000-0003-0341-3428"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chen, Song","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5101475522"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10028","display_name":"Topic Modeling","score":0.20260000228881836,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10028","display_name":"Topic Modeling","score":0.20260000228881836,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11273","display_name":"Advanced Graph Neural Networks","score":0.20239999890327454,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11948","display_name":"Machine Learning in Materials Science","score":0.09300000220537186,"subfield":{"id":"https://openalex.org/subfields/2505","display_name":"Materials Chemistry"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.7799999713897705},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7688000202178955},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.554099977016449},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5317000150680542},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.44749999046325684}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8440999984741211},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.7799999713897705},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7688000202178955},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.6273000240325928},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.554099977016449},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5317000150680542},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.44749999046325684},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.40400001406669617},{"id":"https://openalex.org/C43126263","wikidata":"https://www.wikidata.org/wiki/Q128751","display_name":"Source code","level":2,"score":0.31060001254081726},{"id":"https://openalex.org/C151578736","wikidata":"https://www.wikidata.org/wiki/Q1251793","display_name":"Redundant code","level":4,"score":0.3091000020503998},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2962999939918518},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.2648000121116638}],"mesh":[],"locations_count":2,"locations":[{"id":"pmh:oai:arXiv.org:2510.15914","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2510.15914","pdf_url":"https://arxiv.org/pdf/2510.15914","source":{"id":"https://openalex.org/S4393918464","display_name":"ArXiv.org","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},{"id":"doi:10.48550/arxiv.2510.15914","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2510.15914","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:2510.15914","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2510.15914","pdf_url":"https://arxiv.org/pdf/2510.15914","source":{"id":"https://openalex.org/S4393918464","display_name":"ArXiv.org","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Large":[0],"language":[1,14],"models":[2],"(LLMs)":[3],"have":[4],"demonstrated":[5],"strong":[6],"capabilities":[7],"in":[8],"generating":[9],"Verilog":[10,17,40,63,111],"code":[11,18,41,64,90,112],"from":[12,62],"natural":[13],"descriptions.":[15],"However,":[16],"inherently":[19],"encodes":[20],"structural":[21,29,59],"information":[22,30],"of":[23,38,110],"hardware":[24],"circuits.":[25],"Effectively":[26],"leveraging":[27],"this":[28,48],"to":[31,80,96],"enhance":[32],"the":[33,75,81,89,93,108],"functional":[34],"and":[35,122],"syntactic":[36],"correctness":[37,109],"LLM-generated":[39],"remains":[42],"a":[43,54],"significant":[44],"challenge.":[45],"To":[46],"address":[47],"challenge,":[49],"we":[50],"propose":[51],"VeriGRAG":[52,105],",":[53],"novel":[55],"framework":[56],"that":[57,104],"extracts":[58],"graph":[60,66,76],"embeddings":[61,77],"using":[65],"neural":[67],"networks":[68],"(GNNs).":[69],"A":[70],"multimodal":[71],"retriever":[72],"then":[73],"selects":[74],"most":[78],"relevant":[79],"given":[82],"generation":[83],"task,":[84],"which":[85],"are":[86],"aligned":[87],"with":[88],"modality":[91],"through":[92],"VeriFormer":[94],"module":[95],"generate":[97],"structure-aware":[98],"soft":[99],"prompts.":[100],"Our":[101],"experiments":[102],"demonstrate":[103],"substantially":[106],"improves":[107],"generation,":[113],"achieving":[114],"state-of-the-art":[115],"or":[116],"superior":[117],"performance":[118],"across":[119],"both":[120],"VerilogEval":[121],"RTLLM":[123],"benchmarks.":[124]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-10-22T00:00:00"}