{"id":"https://openalex.org/W6891940749","doi":"https://doi.org/10.48550/arxiv.2508.09419","title":"Design and Simulation of 6T SRAM Array","display_name":"Design and Simulation of 6T SRAM Array","publication_year":2025,"publication_date":"2025-08-13","ids":{"openalex":"https://openalex.org/W6891940749","doi":"https://doi.org/10.48550/arxiv.2508.09419"},"language":"en","primary_location":{"id":"doi:10.48550/arxiv.2508.09419","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2508.09419","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2508.09419","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"London, Justin","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"London, Justin","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":true,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9595000147819519,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9595000147819519,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.015300000086426735,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.004399999976158142,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8665000200271606},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6489999890327454},{"id":"https://openalex.org/keywords/waveform","display_name":"Waveform","score":0.589900016784668},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5806000232696533},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5529000163078308},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.48350000381469727},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.46239998936653137},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.4569000005722046},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.450300008058548}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8665000200271606},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6524999737739563},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6489999890327454},{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.589900016784668},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5806000232696533},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5529000163078308},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5217999815940857},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.48350000381469727},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.46239998936653137},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.4569000005722046},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.450300008058548},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.41029998660087585},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.3837999999523163},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.36079999804496765},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3603000044822693},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3601999878883362},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.35580000281333923},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34209999442100525},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3370000123977661},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.32829999923706055},{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.32670000195503235},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3124000132083893},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.2939999997615814},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.2937000095844269},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2849999964237213},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.27619999647140503},{"id":"https://openalex.org/C90201813","wikidata":"https://www.wikidata.org/wiki/Q202957","display_name":"Schmitt trigger","level":3,"score":0.2549999952316284}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2508.09419","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2508.09419","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2508.09419","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2508.09419","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8892014026641846,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Conventional":[0],"6T":[1,14,117],"SRAM":[2,15,34,91],"is":[3,100],"used":[4],"in":[5,7,26,66],"microprocessors":[6],"the":[8,76,116],"cache":[9],"memory":[10,21],"design.":[11],"The":[12,28,47],"basic":[13],"cell":[16,118],"and":[17,30,41,54,61,72,84,93,111,126,131],"a":[18],"6":[19],"bit":[20],"array":[22],"layout":[23],"are":[24,44,64,70,87,114,134],"designed":[25],"LEdit.":[27],"design":[29],"analysis":[31],"of":[32,90],"key":[33],"components,":[35],"sense":[36],"amplifiers,":[37],"decoders,":[38],"write":[39,55,94],"drivers":[40],"precharge":[42],"circuits":[43],"also":[45],"provided.":[46],"pulse":[48],"voltage":[49],"waveforms":[50,77],"generated":[51],"for":[52],"read":[53,92],"operations":[56],"as":[57,59],"well":[58],"Q":[60],"Qbar":[62],"nodes":[63],"simulated":[65,132],"LTSpice.":[67],"Parasitic":[68],"capacitances":[69],"extracted":[71],"their":[73],"impact":[74],"on":[75],"analyzed.":[78],"Static":[79],"noise":[80],"margin,":[81],"propagation":[82],"delays,":[83],"power":[85,127],"dissipation":[86],"calculated.":[88],"Comparison":[89],"operational":[95],"performance":[96],"using":[97],"CMOS":[98,120],"transistors":[99,121],"made":[101],"with":[102,119],"edge-triggered":[103],"D":[104],"flip":[105],"flops.":[106],"If":[107],"certain":[108],"size":[109],"area":[110],"ratio":[112],"constraints":[113],"satisfied,":[115],"will":[122],"possess":[123],"stability,":[124],"speed,":[125],"efficiency.":[128],"Both":[129],"theoretical":[130],"results":[133],"given.":[135]},"counts_by_year":[],"updated_date":"2026-07-28T07:46:37.118299","created_date":"2025-10-10T00:00:00"}