{"id":"https://openalex.org/W6892038116","doi":"https://doi.org/10.48550/arxiv.2506.18003","title":"AMD Versal Implementations of FAM and SSCA Estimators","display_name":"AMD Versal Implementations of FAM and SSCA Estimators","publication_year":2025,"publication_date":"2025-06-22","ids":{"openalex":"https://openalex.org/W6892038116","doi":"https://doi.org/10.48550/arxiv.2506.18003"},"language":"en","primary_location":{"id":"doi:10.48550/arxiv.2506.18003","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2506.18003","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"type":"preprint","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.48550/arxiv.2506.18003","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Li, Carol Jingyi","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Li, Carol Jingyi","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":null,"display_name":"Wu, Ruilin","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wu, Ruilin","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":null,"display_name":"Leong, Philip H. W.","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Leong, Philip H. W.","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":true,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.1915999948978424,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.1915999948978424,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.10840000212192535,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10860","display_name":"Speech and Audio Processing","score":0.066600002348423,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.7906000018119812},{"id":"https://openalex.org/keywords/estimator","display_name":"Estimator","score":0.5914999842643738},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5795999765396118},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.51910001039505},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4729999899864197},{"id":"https://openalex.org/keywords/computational-complexity-theory","display_name":"Computational complexity theory","score":0.46880000829696655},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4659999907016754},{"id":"https://openalex.org/keywords/cyclostationary-process","display_name":"Cyclostationary process","score":0.40560001134872437},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.39480000734329224},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.3522999882698059},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3131999969482422}],"concepts":[{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.7906000018119812},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6561999917030334},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.6026999950408936},{"id":"https://openalex.org/C185429906","wikidata":"https://www.wikidata.org/wiki/Q1130160","display_name":"Estimator","level":2,"score":0.5914999842643738},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5795999765396118},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5400000214576721},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.51910001039505},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4729999899864197},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.46880000829696655},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4659999907016754},{"id":"https://openalex.org/C178351263","wikidata":"https://www.wikidata.org/wiki/Q3922399","display_name":"Cyclostationary process","level":3,"score":0.40560001134872437},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.39480000734329224},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.36070001125335693},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.3522999882698059},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.31619998812675476},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3131999969482422},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.31299999356269836},{"id":"https://openalex.org/C2221639","wikidata":"https://www.wikidata.org/wiki/Q2877","display_name":"Discrete cosine transform","level":3,"score":0.31150001287460327},{"id":"https://openalex.org/C57733114","wikidata":"https://www.wikidata.org/wiki/Q1006032","display_name":"Discrete Fourier transform (general)","level":5,"score":0.2957000136375427},{"id":"https://openalex.org/C168110828","wikidata":"https://www.wikidata.org/wiki/Q1331626","display_name":"Spectral density","level":2,"score":0.29280000925064087},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.2913999855518341},{"id":"https://openalex.org/C115973184","wikidata":"https://www.wikidata.org/wiki/Q245457","display_name":"Circulant matrix","level":2,"score":0.28769999742507935},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.2874999940395355},{"id":"https://openalex.org/C2983668108","wikidata":"https://www.wikidata.org/wiki/Q280453","display_name":"Spectral analysis","level":3,"score":0.2782999873161316},{"id":"https://openalex.org/C2778751112","wikidata":"https://www.wikidata.org/wiki/Q835016","display_name":"Window (computing)","level":2,"score":0.2775999903678894},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.2734000086784363},{"id":"https://openalex.org/C117220453","wikidata":"https://www.wikidata.org/wiki/Q5172842","display_name":"Correlation","level":2,"score":0.265500009059906},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.2646999955177307},{"id":"https://openalex.org/C46331935","wikidata":"https://www.wikidata.org/wiki/Q4651362","display_name":"AES implementations","level":4,"score":0.2628999948501587},{"id":"https://openalex.org/C102519508","wikidata":"https://www.wikidata.org/wiki/Q6520159","display_name":"Fourier transform","level":2,"score":0.2581999897956848},{"id":"https://openalex.org/C30049272","wikidata":"https://www.wikidata.org/wiki/Q6555326","display_name":"Spectral density estimation","level":3,"score":0.25699999928474426},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2531999945640564},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.25200000405311584},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.25189998745918274},{"id":"https://openalex.org/C26834552","wikidata":"https://www.wikidata.org/wiki/Q3275846","display_name":"Analyser","level":2,"score":0.24549999833106995},{"id":"https://openalex.org/C90119067","wikidata":"https://www.wikidata.org/wiki/Q43260","display_name":"Polynomial","level":2,"score":0.24480000138282776},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.241799995303154},{"id":"https://openalex.org/C2989134064","wikidata":"https://www.wikidata.org/wiki/Q288510","display_name":"Execution time","level":2,"score":0.24079999327659607},{"id":"https://openalex.org/C2779851693","wikidata":"https://www.wikidata.org/wiki/Q183484","display_name":"Graphics processing unit","level":2,"score":0.24050000309944153},{"id":"https://openalex.org/C71134354","wikidata":"https://www.wikidata.org/wiki/Q458825","display_name":"Kernel density estimation","level":3,"score":0.2321999967098236}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.48550/arxiv.2506.18003","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2506.18003","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"doi:10.48550/arxiv.2506.18003","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2506.18003","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8967809081077576,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Cyclostationary":[0],"analysis":[1,11],"is":[2,20,116],"widely":[3],"used":[4,22,103],"in":[5,9,165],"signal":[6],"processing,":[7],"particularly":[8],"the":[10,32,37,44,72,80,94,120,151],"of":[12,61,71,93,159],"human-made":[13],"signals,":[14],"and":[15,126,161],"spectral":[16,96],"correlation":[17,97],"density":[18],"(SCD)":[19],"often":[21],"to":[23,108,118,131,147],"characterise":[24],"cyclostationarity.":[25],"Unfortunately,":[26],"for":[27,104,150],"real-time":[28],"applications,":[29],"even":[30],"utilising":[31],"fast":[33],"Fourier":[34],"transform":[35],"(FFT),":[36],"high":[38],"computational":[39],"complexity":[40],"associated":[41],"with":[42],"estimating":[43],"SCD":[45,63],"limits":[46],"its":[47],"applicability.":[48],"In":[49],"this":[50],"work,":[51],"we":[52,67],"present":[53,68],"optimised,":[54],"high-speed":[55],"field-programmable":[56],"gate":[57],"array":[58],"(FPGA)":[59],"implementations":[60,156],"two":[62],"estimation":[64],"techniques.":[65],"Specifically,":[66],"an":[69,90,132],"implementation":[70,92],"FFT":[73],"accumulation":[74],"method":[75],"(FAM)":[76],"running":[77],"entirely":[78],"on":[79],"AMD":[81],"Versal":[82],"AI":[83],"engine":[84],"(AIE)":[85],"array.":[86],"We":[87],"also":[88],"introduce":[89],"efficient":[91],"strip":[95],"analyser":[98],"(SSCA)":[99],"that":[100],"can":[101],"be":[102],"window":[105],"sizes":[106],"up":[107],"$2^{20}$.":[109],"For":[110],"both":[111],"techniques,":[112],"a":[113,143,162],"generalised":[114],"methodology":[115],"presented":[117],"parallelise":[119],"computation":[121],"while":[122],"respecting":[123],"memory":[124],"size":[125],"data":[127],"bandwidth":[128],"constraints.":[129],"Compared":[130],"NVIDIA":[133],"GeForce":[134],"RTX":[135],"3090":[136],"graphics":[137],"processing":[138],"unit":[139],"(GPU)":[140],"which":[141],"uses":[142],"similar":[144],"7nm":[145],"technology":[146],"our":[148,154],"FPGA,":[149],"same":[152],"accuracy,":[153],"FAM/SSCA":[155],"achieve":[157],"speedups":[158],"4.43x/1.90x":[160],"30.5x/24.5x":[163],"improvement":[164],"energy":[166],"efficiency.":[167]},"counts_by_year":[],"updated_date":"2025-11-06T06:51:31.235846","created_date":"2025-10-10T00:00:00"}