{"id":"https://openalex.org/W4396786868","doi":"https://doi.org/10.48550/arxiv.2405.01775","title":"Torch2Chip: An End-to-end Customizable Deep Neural Network Compression and Deployment Toolkit for Prototype Hardware Accelerator Design","display_name":"Torch2Chip: An End-to-end Customizable Deep Neural Network Compression and Deployment Toolkit for Prototype Hardware Accelerator Design","publication_year":2024,"publication_date":"2024-05-02","ids":{"openalex":"https://openalex.org/W4396786868","doi":"https://doi.org/10.48550/arxiv.2405.01775"},"language":"en","primary_location":{"id":"pmh:oai:arXiv.org:2405.01775","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2405.01775","pdf_url":"https://arxiv.org/pdf/2405.01775","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"text"},"type":"preprint","indexed_in":["arxiv","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/2405.01775","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015870451","display_name":"Meng Jian","orcid":"https://orcid.org/0000-0001-5659-5128"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Meng, Jian","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100569965","display_name":"Yuan Liao","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Liao, Yuan","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036939064","display_name":"Anupreetham Anupreetham","orcid":"https://orcid.org/0000-0002-4991-188X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Anupreetham, Anupreetham","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101430577","display_name":"Ahmed Hasssan","orcid":"https://orcid.org/0000-0003-1334-7161"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hasssan, Ahmed","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111192759","display_name":"Shixing Yu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yu, Shixing","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066342752","display_name":"Han-Sok Suh","orcid":"https://orcid.org/0000-0002-4466-4824"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Suh, Han-sok","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050750924","display_name":"Xiao Hu","orcid":"https://orcid.org/0000-0003-1128-4099"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hu, Xiaofeng","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5007690955","display_name":"Jae-sun Seo","orcid":"https://orcid.org/0000-0002-4551-7789"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Seo, Jae-sun","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5015870451"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.983299970626831,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.983299970626831,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9764000177383423,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.965399980545044,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/software-deployment","display_name":"Software deployment","score":0.7889514565467834},{"id":"https://openalex.org/keywords/end-to-end-principle","display_name":"End-to-end principle","score":0.7090232372283936},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6654168963432312},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.5432395339012146},{"id":"https://openalex.org/keywords/end-user","display_name":"End user","score":0.44251111149787903},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41453173756599426},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38833892345428467},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33896422386169434},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.24650871753692627},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.21477264165878296},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1543031632900238}],"concepts":[{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.7889514565467834},{"id":"https://openalex.org/C74296488","wikidata":"https://www.wikidata.org/wiki/Q2527392","display_name":"End-to-end principle","level":2,"score":0.7090232372283936},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6654168963432312},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.5432395339012146},{"id":"https://openalex.org/C91262260","wikidata":"https://www.wikidata.org/wiki/Q528074","display_name":"End user","level":2,"score":0.44251111149787903},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41453173756599426},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38833892345428467},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33896422386169434},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24650871753692627},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.21477264165878296},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1543031632900238}],"mesh":[],"locations_count":2,"locations":[{"id":"pmh:oai:arXiv.org:2405.01775","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2405.01775","pdf_url":"https://arxiv.org/pdf/2405.01775","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"text"},{"id":"doi:10.48550/arxiv.2405.01775","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2405.01775","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:2405.01775","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2405.01775","pdf_url":"https://arxiv.org/pdf/2405.01775","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4396786868.pdf","grobid_xml":"https://content.openalex.org/works/W4396786868.grobid-xml"},"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4299590256","https://openalex.org/W3163634122","https://openalex.org/W3119482857","https://openalex.org/W2919182614","https://openalex.org/W2166381389","https://openalex.org/W4393280045","https://openalex.org/W2054736184","https://openalex.org/W3159728998","https://openalex.org/W2677083173","https://openalex.org/W2485882820"],"abstract_inverted_index":{"The":[0,162,239],"development":[1],"of":[2,11,27,67,90,117,160,165],"model":[3,204],"compression":[4,145,200,218],"is":[5,31,92,120,241],"continuously":[6],"motivated":[7],"by":[8,148,202],"the":[9,21,24,33,49,56,69,88,95,101,106,114,118,121,126,144,149,168,172,176,211,216,225],"evolution":[10],"various":[12],"neural":[13],"network":[14],"accelerators":[15],"with":[16,64,97,232],"ASIC":[17,178],"or":[18,29,157,179,235],"FPGA.":[19],"On":[20],"algorithm":[22,59,104,219],"side,":[23],"ultimate":[25],"goal":[26],"quantization":[28,58,91],"pruning":[30],"accelerating":[32],"expensive":[34],"DNN":[35],"computations":[36],"on":[37],"low-power":[38],"hardware.":[39],"However,":[40,100],"such":[41],"a":[42,158],"\"design-and-deploy\"":[43],"workflow":[44],"faces":[45],"under-explored":[46,173],"challenges":[47],"in":[48,167],"current":[50,102,169],"hardware-algorithm":[51],"co-design":[52],"community.":[53],"First,":[54],"although":[55],"state-of-the-art":[57],"can":[60,76],"achieve":[61],"low":[62],"precision":[63],"negligible":[65],"degradation":[66],"accuracy,":[68],"latest":[70],"deep":[71],"learning":[72],"framework":[73],"(e.g.,":[74],"PyTorch)":[75],"only":[77],"support":[78],"non-customizable":[79],"8-bit":[80],"precision,":[81],"data":[82],"format,":[83],"and":[84,129,140,171,194,206,215],"parameter":[85,138,207],"extraction.":[86,208],"Secondly,":[87],"objective":[89],"to":[93,133,153],"enable":[94],"computation":[96],"low-precision":[98],"data.":[99],"SoTA":[103],"treats":[105],"quantized":[107],"integer":[108,137],"as":[109],"an":[110,190],"intermediate":[111],"result,":[112],"while":[113],"final":[115],"output":[116],"quantizer":[119],"\"discretized\"":[122],"floating-point":[123],"values,":[124],"ignoring":[125],"practical":[127],"needs":[128],"adding":[130],"additional":[131],"workload":[132],"hardware":[134],"designers":[135],"for":[136,228],"extraction":[139],"layer":[141],"fusion.":[142],"Finally,":[143],"toolkits":[146],"designed":[147],"industry":[150],"are":[151],"constrained":[152],"their":[154],"in-house":[155],"product":[156],"handful":[159],"algorithms.":[161],"limited":[163],"degree":[164],"freedom":[166],"toolkit":[170,196],"customization":[174],"hinder":[175],"prototype":[177,229],"FPGA-based":[180],"accelerator":[181],"design.":[182],"To":[183],"resolve":[184],"these":[185],"challenges,":[186],"we":[187],"propose":[188],"Torch2Chip,":[189],"open-sourced,":[191],"fully":[192],"customizable,":[193],"high-performance":[195],"that":[197],"supports":[198],"user-designed":[199],"followed":[201],"automatic":[203],"fusion":[205],"Torch2Chip":[209],"incorporates":[210],"hierarchical":[212],"design":[213],"workflow,":[214],"user-customized":[217],"will":[220],"be":[221],"directly":[222],"packed":[223],"into":[224],"deployment-ready":[226],"format":[227],"chip":[230],"verification":[231],"either":[233],"CNN":[234],"vision":[236],"transformer":[237],"(ViT).":[238],"code":[240],"available":[242],"at":[243],"https://github.com/SeoLabCornell/torch2chip.":[244]},"counts_by_year":[],"updated_date":"2026-03-08T08:50:53.379069","created_date":"2024-05-10T00:00:00"}