{"id":"https://openalex.org/W4320167309","doi":"https://doi.org/10.48550/arxiv.2206.00263","title":"PiDRAM: An FPGA-based Framework for End-to-end Evaluation of Processing-in-DRAM Techniques","display_name":"PiDRAM: An FPGA-based Framework for End-to-end Evaluation of Processing-in-DRAM Techniques","publication_year":2022,"publication_date":"2022-06-01","ids":{"openalex":"https://openalex.org/W4320167309","doi":"https://doi.org/10.48550/arxiv.2206.00263"},"language":"en","primary_location":{"id":"pmh:oai:arXiv.org:2206.00263","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2206.00263","pdf_url":"https://arxiv.org/pdf/2206.00263","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"text"},"type":"preprint","indexed_in":["arxiv","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/2206.00263","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056716458","display_name":"Ataberk Olgun","orcid":"https://orcid.org/0000-0001-5333-5726"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Olgun, Ataberk","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044416322","display_name":"Juan G\u00f3mez-Luna","orcid":"https://orcid.org/0000-0002-6514-1571"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Luna, Juan Gomez","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103231567","display_name":"Konstantinos Kanellopoulos","orcid":"https://orcid.org/0000-0002-2375-7490"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kanellopoulos, Konstantinos","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026986531","display_name":"Behzad Salami","orcid":"https://orcid.org/0000-0003-4043-5044"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Salami, Behzad","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032313427","display_name":"Hasan Hassan","orcid":"https://orcid.org/0000-0001-9766-007X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hassan, Hasan","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052707216","display_name":"O\u011fuz Ergin","orcid":"https://orcid.org/0000-0003-2701-3787"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ergin, Oguz","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5050695684","display_name":"Onur Mutlu","orcid":"https://orcid.org/0000-0002-0075-2312"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mutlu, Onur","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5056716458"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7784802913665771},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7741691470146179},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6718240976333618},{"id":"https://openalex.org/keywords/initialization","display_name":"Initialization","score":0.6026372313499451},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5649495124816895},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.5536914467811584},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5332963466644287},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5252042412757874},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4215441346168518},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4200173020362854},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.3630717396736145},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.09909999370574951}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7784802913665771},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7741691470146179},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6718240976333618},{"id":"https://openalex.org/C114466953","wikidata":"https://www.wikidata.org/wiki/Q6034165","display_name":"Initialization","level":2,"score":0.6026372313499451},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5649495124816895},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.5536914467811584},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5332963466644287},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5252042412757874},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4215441346168518},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4200173020362854},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.3630717396736145},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.09909999370574951},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"pmh:oai:arXiv.org:2206.00263","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2206.00263","pdf_url":"https://arxiv.org/pdf/2206.00263","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"text"},{"id":"doi:10.48550/arxiv.2206.00263","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2206.00263","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:2206.00263","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2206.00263","pdf_url":"https://arxiv.org/pdf/2206.00263","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"text"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G490593687","display_name":null,"funder_award_id":"Intel","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"}],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"},{"id":"https://openalex.org/F4320316785","display_name":"VMware","ror":null}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4320167309.pdf","grobid_xml":"https://content.openalex.org/works/W4320167309.grobid-xml"},"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1976244802","https://openalex.org/W4293430534","https://openalex.org/W2335743642","https://openalex.org/W4297812927","https://openalex.org/W2800412005","https://openalex.org/W2122646225","https://openalex.org/W3140615508","https://openalex.org/W2029945810","https://openalex.org/W1954780666","https://openalex.org/W4320351610"],"abstract_inverted_index":{"DRAM-based":[0],"main":[1,19],"memory":[2,20],"is":[3,22,228],"used":[4],"in":[5],"nearly":[6],"all":[7],"computing":[8],"systems":[9,52],"as":[10,31],"a":[11,28,38,90],"major":[12],"component.":[13],"One":[14],"way":[15,40],"of":[16,48,80,92,114,116,154,181,223],"overcoming":[17],"the":[18,43,61,65,110,194,203],"bottleneck":[21],"to":[23,41,158],"move":[24],"computation":[25],"near":[26],"memory,":[27],"paradigm":[29],"known":[30],"processing-in-memory":[32],"(PiM).":[33],"Recent":[34],"PiM":[35,82,121],"techniques":[36,83],"provide":[37],"promising":[39],"improve":[42],"performance":[44],"and":[45,50,69,78,112,128,137,163,173,196,206,215],"energy":[46],"efficiency":[47],"existing":[49],"future":[51],"at":[53],"no":[54],"additional":[55],"DRAM":[56,86,148],"hardware":[57,205],"cost.":[58],"We":[59,88],"develop":[60],"Processing-in-DRAM":[62],"(PiDRAM)":[63],"framework,":[64],"first":[66],"flexible,":[67],"end-to-end,":[68],"open":[70,229],"source":[71],"framework":[72],"that":[73,100],"enables":[74],"system":[75,105],"integration":[76],"studies":[77],"evaluation":[79,153],"real":[81,85],"using":[84],"chips.":[87],"demonstrate":[89,109],"prototype":[91],"PiDRAM":[93,227],"on":[94,147,231],"an":[95,102,125,140],"FPGA-based":[96],"platform":[97],"(Xilinx":[98],"ZC706)":[99],"implements":[101],"open-source":[103],"RISC-V":[104],"(Rocket":[106],"Chip).":[107],"To":[108],"flexibility":[111],"ease":[113],"use":[115],"PiDRAM,":[117,201],"we":[118],"implement":[119],"two":[120],"techniques:":[122],"(1)":[123],"RowClone,":[124],"in-DRAM":[126,141],"copy":[127,162,169],"initialization":[129,165,174],"mechanism":[130],"(using":[131],"command":[132],"sequences":[133],"proposed":[134],"by":[135,200],"ComputeDRAM),":[136],"(2)":[138],"D-RaNGe,":[139],"true":[142,186],"random":[143,187],"number":[144],"generator":[145],"based":[146],"activation-latency":[149],"failures.":[150],"Our":[151,179],"end-to-end":[152,211,218],"RowClone":[155,210],"shows":[156],"up":[157],"14.6X":[159],"speedup":[160],"for":[161],"12.6X":[164],"operations":[166],"over":[167],"CPU":[168],"(i.e.,":[170,175],"conventional":[171,176],"memcpy)":[172],"calloc)":[177],"operations.":[178],"implementation":[180],"D-RaNGe":[182,217],"provides":[183],"high":[184],"throughput":[185],"numbers,":[188],"reaching":[189],"8.30":[190],"Mb/s":[191],"throughput.":[192],"Over":[193],"Verilog":[195,224],"C++":[197],"basis":[198],"provided":[199],"implementing":[202,209,216],"required":[204],"software":[207],"components,":[208],"takes":[212,219],"198":[213],"(565)":[214],"190":[220],"(78)":[221],"lines":[222],"(C++)":[225],"code.":[226],"sourced":[230],"Github:":[232],"https://github.com/CMU-SAFARI/PiDRAM.":[233]},"counts_by_year":[],"updated_date":"2026-03-14T08:43:22.919905","created_date":"2023-02-13T00:00:00"}