{"id":"https://openalex.org/W4386328302","doi":"https://doi.org/10.46586/tches.v2023.i4.211-237","title":"Enhancing Quality and Security of the PLL-TRNG","display_name":"Enhancing Quality and Security of the PLL-TRNG","publication_year":2023,"publication_date":"2023-08-31","ids":{"openalex":"https://openalex.org/W4386328302","doi":"https://doi.org/10.46586/tches.v2023.i4.211-237"},"language":"en","primary_location":{"id":"doi:10.46586/tches.v2023.i4.211-237","is_oa":true,"landing_page_url":"https://doi.org/10.46586/tches.v2023.i4.211-237","pdf_url":"https://tches.iacr.org/index.php/TCHES/article/download/11164/10603","source":{"id":"https://openalex.org/S4210207404","display_name":"IACR Transactions on Cryptographic Hardware and Embedded Systems","issn_l":"2569-2925","issn":["2569-2925"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IACR Transactions on Cryptographic Hardware and Embedded Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://tches.iacr.org/index.php/TCHES/article/download/11164/10603","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089788860","display_name":"Viktor Fischer","orcid":"https://orcid.org/0000-0002-2574-0924"},"institutions":[{"id":"https://openalex.org/I86767153","display_name":"Universit\u00e9 Jean Monnet","ror":"https://ror.org/04yznqr36","country_code":"FR","type":"education","lineage":["https://openalex.org/I86767153"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Viktor Fischer","raw_affiliation_strings":["Hubert Curien Laboratory, Jean Monnet University, Saint-Etienne, France, FIT, Czech Univ. of Technology, Prague, Czech republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hubert Curien Laboratory, Jean Monnet University, Saint-Etienne, France, FIT, Czech Univ. of Technology, Prague, Czech republic","institution_ids":["https://openalex.org/I86767153"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110906295","display_name":"Florent Bernard","orcid":"https://orcid.org/0000-0001-5909-3334"},"institutions":[{"id":"https://openalex.org/I86767153","display_name":"Universit\u00e9 Jean Monnet","ror":"https://ror.org/04yznqr36","country_code":"FR","type":"education","lineage":["https://openalex.org/I86767153"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Florent Bernard","raw_affiliation_strings":["Hubert Curien Laboratory, Jean Monnet University, Saint-Etienne, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hubert Curien Laboratory, Jean Monnet University, Saint-Etienne, France","institution_ids":["https://openalex.org/I86767153"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088509428","display_name":"Nathalie Bochard","orcid":null},"institutions":[{"id":"https://openalex.org/I86767153","display_name":"Universit\u00e9 Jean Monnet","ror":"https://ror.org/04yznqr36","country_code":"FR","type":"education","lineage":["https://openalex.org/I86767153"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Nathalie Bochard","raw_affiliation_strings":["Hubert Curien Laboratory, Jean Monnet University, Saint-Etienne, France,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hubert Curien Laboratory, Jean Monnet University, Saint-Etienne, France,","institution_ids":["https://openalex.org/I86767153"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5115445899","display_name":"Quentin Dallison","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Quentin Dallison","raw_affiliation_strings":["THALES, Gennevilliers, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"THALES, Gennevilliers, France","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011993100","display_name":"Maciej Sk\u00f3rski","orcid":"https://orcid.org/0000-0003-2997-7539"},"institutions":[{"id":"https://openalex.org/I4654613","display_name":"University of Warsaw","ror":"https://ror.org/039bjqg32","country_code":"PL","type":"education","lineage":["https://openalex.org/I4654613"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Maciej Sk\u00f3rski","raw_affiliation_strings":["University of Warsaw, Warsaw, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Warsaw, Warsaw, Poland","institution_ids":["https://openalex.org/I4654613"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1966,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.43939819,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":"2023","issue":"4","first_page":"211","last_page":"237"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.716299831867218},{"id":"https://openalex.org/keywords/random-number-generation","display_name":"Random number generation","score":0.7050033807754517},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7049263715744019},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.589333713054657},{"id":"https://openalex.org/keywords/randomness","display_name":"Randomness","score":0.4976690113544464},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.469215989112854},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.455191045999527},{"id":"https://openalex.org/keywords/entropy","display_name":"Entropy (arrow of time)","score":0.44508832693099976},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.44453510642051697},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.4362368881702423},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37127774953842163},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.22911754250526428},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22742140293121338},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.21700063347816467},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15208473801612854},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1148546040058136}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.716299831867218},{"id":"https://openalex.org/C201866948","wikidata":"https://www.wikidata.org/wiki/Q228206","display_name":"Random number generation","level":2,"score":0.7050033807754517},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7049263715744019},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.589333713054657},{"id":"https://openalex.org/C125112378","wikidata":"https://www.wikidata.org/wiki/Q176640","display_name":"Randomness","level":2,"score":0.4976690113544464},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.469215989112854},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.455191045999527},{"id":"https://openalex.org/C106301342","wikidata":"https://www.wikidata.org/wiki/Q4117933","display_name":"Entropy (arrow of time)","level":2,"score":0.44508832693099976},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.44453510642051697},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.4362368881702423},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37127774953842163},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.22911754250526428},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22742140293121338},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.21700063347816467},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15208473801612854},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1148546040058136},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.46586/tches.v2023.i4.211-237","is_oa":true,"landing_page_url":"https://doi.org/10.46586/tches.v2023.i4.211-237","pdf_url":"https://tches.iacr.org/index.php/TCHES/article/download/11164/10603","source":{"id":"https://openalex.org/S4210207404","display_name":"IACR Transactions on Cryptographic Hardware and Embedded Systems","issn_l":"2569-2925","issn":["2569-2925"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IACR Transactions on Cryptographic Hardware and Embedded Systems","raw_type":"journal-article"},{"id":"pmh:oai:HAL:ujm-04199004v1","is_oa":true,"landing_page_url":"https://ujm.hal.science/ujm-04199004","pdf_url":"https://ujm.hal.science/ujm-04199004/document","source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IACR Transactions on Cryptographic Hardware and Embedded Systems, 2023, 2023 (4), pp.211-237. ⟨10.46586/tches.v2023.i4.211-237⟩","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:doaj.org/article:37c81b163cac45c18ba159fbe465699d","is_oa":true,"landing_page_url":"https://doaj.org/article/37c81b163cac45c18ba159fbe465699d","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Transactions on Cryptographic Hardware and Embedded Systems, Vol 2023, Iss 4 (2023)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.46586/tches.v2023.i4.211-237","is_oa":true,"landing_page_url":"https://doi.org/10.46586/tches.v2023.i4.211-237","pdf_url":"https://tches.iacr.org/index.php/TCHES/article/download/11164/10603","source":{"id":"https://openalex.org/S4210207404","display_name":"IACR Transactions on Cryptographic Hardware and Embedded Systems","issn_l":"2569-2925","issn":["2569-2925"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IACR Transactions on Cryptographic Hardware and Embedded Systems","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1211680402","display_name":"ARchitectures SEcuris\u00e9es pour le Num\u00e9rique Embarqu\u00e9","funder_award_id":"ANR-22-PECY-0004","funder_id":"https://openalex.org/F4320320883","funder_display_name":"Agence Nationale de la Recherche"},{"id":"https://openalex.org/G6612625481","display_name":null,"funder_award_id":"France 2030","funder_id":"https://openalex.org/F4320320883","funder_display_name":"Agence Nationale de la Recherche"}],"funders":[{"id":"https://openalex.org/F4320320883","display_name":"Agence Nationale de la Recherche","ror":"https://ror.org/00rbzpz17"}],"has_content":{"pdf":true,"grobid_xml":false},"content_urls":{"pdf":"https://content.openalex.org/works/W4386328302.pdf"},"referenced_works_count":27,"referenced_works":["https://openalex.org/W170084955","https://openalex.org/W206649999","https://openalex.org/W236957874","https://openalex.org/W1568780897","https://openalex.org/W1965014932","https://openalex.org/W1975994995","https://openalex.org/W2014905809","https://openalex.org/W2017617516","https://openalex.org/W2117626487","https://openalex.org/W2120646029","https://openalex.org/W2158289614","https://openalex.org/W2181523240","https://openalex.org/W2524910869","https://openalex.org/W2784781042","https://openalex.org/W2791908750","https://openalex.org/W2799244987","https://openalex.org/W2896286715","https://openalex.org/W2909894316","https://openalex.org/W3035965593","https://openalex.org/W3122580054","https://openalex.org/W4205134630","https://openalex.org/W4230644069","https://openalex.org/W4232122552","https://openalex.org/W4247302652","https://openalex.org/W4291214128","https://openalex.org/W4294325078","https://openalex.org/W4382565725"],"related_works":["https://openalex.org/W3134921237","https://openalex.org/W2032644301","https://openalex.org/W2344061241","https://openalex.org/W3195700791","https://openalex.org/W236957874","https://openalex.org/W2005418990","https://openalex.org/W2483335120","https://openalex.org/W2109259595","https://openalex.org/W2360514482","https://openalex.org/W4378574941"],"abstract_inverted_index":{"Field":[0],"Programmable":[1],"Gate":[2],"Arrays":[3],"(FPGAs)":[4],"are":[5,99],"used":[6],"more":[7,9,178],"and":[8,166],"frequently":[10],"to":[11,21,32,80,87,125,156],"implement":[12],"cryptographic":[13],"systems,":[14],"which":[15,69,98],"need":[16],"random":[17],"number":[18],"generators":[19],"(RNGs)":[20],"be":[22,180],"embedded":[23,143],"in":[24,55,61,128,135],"the":[25,33,43,56,62,82,92,102,107,119,129,136,147,159,194],"same":[26],"device.":[27],"The":[28],"main":[29],"challenge":[30],"related":[31],"implementation":[34],"of":[35,46,65,94,118,133,173],"a":[36,115,123,154],"generator":[37],"running":[38,67],"inside":[39,106],"FPGAs":[40],"is":[41,53,91],"that":[42,171],"physical":[44],"source":[45],"randomness,":[47],"such":[48,89,162],"as":[49,139,141,163,191],"jittered":[50],"clock":[51],"generator,":[52],"implemented":[54],"configurable":[57],"logic":[58,104],"area,":[59],"i.e.":[60],"close":[63],"vicinity":[64],"noisy":[66],"algorithms,":[68],"can":[70,179],"have":[71],"significant":[72],"impact":[73],"on":[74,146],"generated":[75],"numbers":[76],"or":[77,177],"even":[78],"serve":[79],"attack":[81],"generator.":[83],"A":[84],"possible":[85],"approach":[86],"prevent":[88],"influence":[90],"use":[93],"Phase-Lock":[95],"Loops":[96],"(PLLs),":[97],"separated":[100],"from":[101],"re-configurable":[103],"area":[105],"FPGA":[108],"chip.":[109],"In":[110],"this":[111],"paper,":[112],"we":[113],"propose":[114,153],"new":[116,142],"architecture":[117],"PLL-based":[120],"TRNG":[121],"including":[122],"method":[124],"avoid":[126],"correlation":[127],"output":[130,164],"through":[131],"control":[132],"timing":[134],"sampling":[137],"process,":[138],"well":[140],"tests":[144],"based":[145],"enhanced":[148],"stochastic":[149],"model.":[150],"We":[151,169],"also":[152],"workflow":[155],"help":[157],"find":[158],"best":[160],"parameters,":[161],"bitrate":[165],"entropy":[167],"rate.":[168],"show":[170],"bitrates":[172],"around":[174],"400":[175],"kb/s":[176],"achieved,":[181],"while":[182],"guaranteeing":[183],"min-entropy":[184],"rates":[185],"per":[186],"bit":[187],"higher":[188],"than":[189],"0.98":[190],"required":[192],"by":[193],"latest":[195],"security":[196],"standards.":[197]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2025-10-10T00:00:00"}