{"id":"https://openalex.org/W2028145540","doi":"https://doi.org/10.4304/jcp.9.5.1193-1200","title":"Implementation of Multi-channel FIFO in One BlockRAM with Parallel Access to One Port","display_name":"Implementation of Multi-channel FIFO in One BlockRAM with Parallel Access to One Port","publication_year":2014,"publication_date":"2014-05-01","ids":{"openalex":"https://openalex.org/W2028145540","doi":"https://doi.org/10.4304/jcp.9.5.1193-1200","mag":"2028145540"},"language":"en","primary_location":{"id":"doi:10.4304/jcp.9.5.1193-1200","is_oa":false,"landing_page_url":"https://doi.org/10.4304/jcp.9.5.1193-1200","pdf_url":null,"source":{"id":"https://openalex.org/S77894049","display_name":"Journal of Computers","issn_l":"1796-203X","issn":["1796-203X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310318660","host_organization_name":"Academy Publisher","host_organization_lineage":["https://openalex.org/P4310318660"],"host_organization_lineage_names":["Academy Publisher"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102350243","display_name":"Zhipeng Gong","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Zhipeng Gong","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026177258","display_name":"Tefang Chen","orcid":"https://orcid.org/0000-0002-9335-5067"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tefang Chen","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101747184","display_name":"Fumin Zou","orcid":"https://orcid.org/0000-0002-4234-1861"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Fumin Zou","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100361096","display_name":"Li Li","orcid":"https://orcid.org/0000-0002-1047-6067"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Li Li","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5047870115","display_name":"Yingxi Kang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yingxi Kang","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5102350243"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.09384424,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"9","issue":"5","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.988099992275238,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9753999710083008,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fifo","display_name":"FIFO (computing and electronics)","score":0.9303064346313477},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.853918194770813},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.7309171557426453},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7180716395378113},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.6933014392852783},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.6712355017662048},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5389455556869507},{"id":"https://openalex.org/keywords/fifo-and-lifo-accounting","display_name":"FIFO and LIFO accounting","score":0.4760446548461914},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4386473596096039},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39028066396713257},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38050130009651184},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.18540287017822266},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.09602692723274231}],"concepts":[{"id":"https://openalex.org/C2777145635","wikidata":"https://www.wikidata.org/wiki/Q515636","display_name":"FIFO (computing and electronics)","level":2,"score":0.9303064346313477},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.853918194770813},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.7309171557426453},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7180716395378113},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.6933014392852783},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.6712355017662048},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5389455556869507},{"id":"https://openalex.org/C48721391","wikidata":"https://www.wikidata.org/wiki/Q1265942","display_name":"FIFO and LIFO accounting","level":3,"score":0.4760446548461914},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4386473596096039},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39028066396713257},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38050130009651184},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.18540287017822266},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.09602692723274231},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.4304/jcp.9.5.1193-1200","is_oa":false,"landing_page_url":"https://doi.org/10.4304/jcp.9.5.1193-1200","pdf_url":null,"source":{"id":"https://openalex.org/S77894049","display_name":"Journal of Computers","issn_l":"1796-203X","issn":["1796-203X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310318660","host_organization_name":"Academy Publisher","host_organization_lineage":["https://openalex.org/P4310318660"],"host_organization_lineage_names":["Academy Publisher"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5400000214576721,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1988729956","https://openalex.org/W2025064965","https://openalex.org/W2049928955","https://openalex.org/W2079519167","https://openalex.org/W2088452568","https://openalex.org/W2101000089","https://openalex.org/W2130412468"],"related_works":["https://openalex.org/W2168288612","https://openalex.org/W3145739807","https://openalex.org/W2058492552","https://openalex.org/W2485390638","https://openalex.org/W2626729922","https://openalex.org/W2020531283","https://openalex.org/W2322861814","https://openalex.org/W2945758745","https://openalex.org/W2015441043","https://openalex.org/W2148933941"],"abstract_inverted_index":{"Because":[0],"of":[1,3,44,52,67,75,77,117,123,136],"flexibility":[2],"application":[4,140],"and":[5,42,80,113,125,147],"high":[6],"cost":[7],"performance,":[8],"the":[9,22,38,47,50,57,65,97,109,115,133,143],"low-and-middle-end":[10],"FPGA":[11,29,92],"has":[12],"obtained":[13],"an":[14],"extensive":[15],"market.":[16],"As":[17],"a":[18,83,90],"fundamental":[19],"memory":[20,24,53],"structure,":[21],"FIFO":[23,79,88],"is":[25,54,60,145],"widely":[26],"used":[27],"in":[28,32,40,64,89],"based":[30],"project":[31],"various":[33,73],"manners.":[34],"But":[35],"limited":[36],"by":[37],"resources":[39,119],"chip":[41],"imperfection":[43],"development":[45],"tools,":[46],"problem":[48,110],"that":[49,142],"number":[51],"insufficient":[55],"while":[56],"overall":[58],"capacity":[59],"enough":[61],"often":[62],"occurs":[63],"implementation":[66,124],"multi-channel":[68,78,87],"FIFO.":[69],"This":[70],"paper":[71],"surveys":[72],"occasions":[74],"applications":[76],"put":[81],"forward":[82],"method":[84,104,144],"to":[85,100,107],"achieve":[86],"single":[91],"BlockRAM,":[93,152],"which":[94],"would":[95],"support":[96],"parallel":[98],"access":[99],"one":[101],"port.":[102],"The":[103,121],"may":[105],"help":[106],"solve":[108],"mentioned":[111],"above":[112],"improve":[114],"utilization":[116],"storage":[118],"obviously.":[120],"steps":[122],"partial":[126],"source":[127],"code":[128],"are":[129],"present":[130],"together":[131],"with":[132],"detail":[134],"analysis":[135],"simulation":[137],"timing.":[138],"Practical":[139],"indicates":[141],"successful":[146],"effective.":[148],"Index":[149],"Terms\u2014FPGA,":[150],"FIFO,":[151],"Multi-channel":[153]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}