{"id":"https://openalex.org/W2079771181","doi":"https://doi.org/10.4304/jcp.7.3.804-809","title":"Design of High-Speed Parallel Data Interface Based on ARM & FPGA","display_name":"Design of High-Speed Parallel Data Interface Based on ARM & FPGA","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W2079771181","doi":"https://doi.org/10.4304/jcp.7.3.804-809","mag":"2079771181"},"language":"en","primary_location":{"id":"doi:10.4304/jcp.7.3.804-809","is_oa":false,"landing_page_url":"https://doi.org/10.4304/jcp.7.3.804-809","pdf_url":null,"source":{"id":"https://openalex.org/S77894049","display_name":"Journal of Computers","issn_l":"1796-203X","issn":["1796-203X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310318660","host_organization_name":"Academy Publisher","host_organization_lineage":["https://openalex.org/P4310318660"],"host_organization_lineage_names":["Academy Publisher"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089090438","display_name":"Daode Zhang","orcid":"https://orcid.org/0000-0001-5342-0357"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Daode Zhang","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057760123","display_name":"Yurong Pan","orcid":"https://orcid.org/0000-0001-6819-8189"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yurong Pan","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5024456332","display_name":"Xinyu Hu","orcid":"https://orcid.org/0000-0002-6725-6241"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Xinyu Hu","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.7398,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.86721815,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"7","issue":"3","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13734","display_name":"Advanced Computational Techniques and Applications","score":0.9671000242233276,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13734","display_name":"Advanced Computational Techniques and Applications","score":0.9671000242233276,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13717","display_name":"Advanced Algorithms and Applications","score":0.9491999745368958,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.942799985408783,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7994567155838013},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7635399103164673},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.6350414156913757},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5505931973457336},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4843250513076782},{"id":"https://openalex.org/keywords/arm-architecture","display_name":"ARM architecture","score":0.45864206552505493},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4268329441547394}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7994567155838013},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7635399103164673},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.6350414156913757},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5505931973457336},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4843250513076782},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.45864206552505493},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4268329441547394},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.4304/jcp.7.3.804-809","is_oa":false,"landing_page_url":"https://doi.org/10.4304/jcp.7.3.804-809","pdf_url":null,"source":{"id":"https://openalex.org/S77894049","display_name":"Journal of Computers","issn_l":"1796-203X","issn":["1796-203X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310318660","host_organization_name":"Academy Publisher","host_organization_lineage":["https://openalex.org/P4310318660"],"host_organization_lineage_names":["Academy Publisher"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2029018093","https://openalex.org/W2356038401"],"related_works":["https://openalex.org/W2389916899","https://openalex.org/W1979131826","https://openalex.org/W2370066713","https://openalex.org/W1984979050","https://openalex.org/W2978161533","https://openalex.org/W2379338802","https://openalex.org/W2354534486","https://openalex.org/W2354675835","https://openalex.org/W2887872171","https://openalex.org/W2359933272"],"abstract_inverted_index":{"This":[0],"article":[1],"described":[2],"a":[3,119],"complete":[4],"design":[5,71],"of":[10,72,131],"parallel":[11],"interface":[12,79],"based":[13],"on":[14],"ARM":[15,75],"&":[16,76],"FPGA,":[17],"u":[20],"sing":[22],"the":[23,32,48,68,114,125,149],"on-chip":[24],"DPRAM":[25],"in":[26],"FPGA":[29,77,104],"to":[30,121],"improve":[31],"metastability":[33],"problem":[34],"which":[39],"was":[40],"generated":[41],"during":[42],"data":[43,82,93,134],"transmission":[44],"between":[45],"asynchronous":[51],"clock":[52],"-":[54,84,95,136],"domain":[56],"s;":[58],"And":[63],"it":[64],"achieved":[65],"hardware":[78],"module":[80,91,102,106],",":[81,92,109],"sen":[86],"ding":[88],"receiv":[97],"ing":[99],"and":[103],"driver":[105],"also":[110],"gave":[111],"feasible":[115],"method":[116],"that":[117,148],"using":[118],"flag":[120],"solve":[122],"dislocation":[128],"read":[138],"ing;":[140],"Test":[145],"results":[146],"indicate":[147],"system":[150],"works":[151],"stead":[152],"ily":[154],".":[156]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}