{"id":"https://openalex.org/W2162874689","doi":"https://doi.org/10.4304/jcp.4.6.477-484","title":"Parallel Processing of Sequential Media Algorithms on Heterogeneous Multi-Processor System-on-Chip","display_name":"Parallel Processing of Sequential Media Algorithms on Heterogeneous Multi-Processor System-on-Chip","publication_year":2009,"publication_date":"2009-06-01","ids":{"openalex":"https://openalex.org/W2162874689","doi":"https://doi.org/10.4304/jcp.4.6.477-484","mag":"2162874689"},"language":"en","primary_location":{"id":"doi:10.4304/jcp.4.6.477-484","is_oa":false,"landing_page_url":"https://doi.org/10.4304/jcp.4.6.477-484","pdf_url":null,"source":{"id":"https://openalex.org/S77894049","display_name":"Journal of Computers","issn_l":"1796-203X","issn":["1796-203X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310318660","host_organization_name":"Academy Publisher","host_organization_lineage":["https://openalex.org/P4310318660"],"host_organization_lineage_names":["Academy Publisher"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021706465","display_name":"Peng Zhao","orcid":"https://orcid.org/0000-0002-4043-3527"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Peng Zhao","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100445419","display_name":"Dawei Wang","orcid":"https://orcid.org/0000-0001-8164-2862"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dawei Wang","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089718306","display_name":"Ming Yan","orcid":"https://orcid.org/0000-0001-8979-8490"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ming Yan","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5073968910","display_name":"Sikun Li","orcid":"https://orcid.org/0000-0001-9911-6748"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sikun Li","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.18234292,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"4","issue":"6","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8443019390106201},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6478521823883057},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5162520408630371},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.37623339891433716},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3514675498008728},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3296477198600769},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06329983472824097}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8443019390106201},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6478521823883057},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5162520408630371},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.37623339891433716},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3514675498008728},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3296477198600769},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06329983472824097}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.4304/jcp.4.6.477-484","is_oa":false,"landing_page_url":"https://doi.org/10.4304/jcp.4.6.477-484","pdf_url":null,"source":{"id":"https://openalex.org/S77894049","display_name":"Journal of Computers","issn_l":"1796-203X","issn":["1796-203X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310318660","host_organization_name":"Academy Publisher","host_organization_lineage":["https://openalex.org/P4310318660"],"host_organization_lineage_names":["Academy Publisher"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Computers","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.415.7942","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.415.7942","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.academypublisher.com/jcp/vol04/no06/jcp0406477484.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5799999833106995}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1801849579","https://openalex.org/W1998431535","https://openalex.org/W2013272350","https://openalex.org/W2038198320","https://openalex.org/W2040147130","https://openalex.org/W2051831143","https://openalex.org/W2060429008","https://openalex.org/W2097717378","https://openalex.org/W2107941094","https://openalex.org/W2108347055","https://openalex.org/W2127318527","https://openalex.org/W2128249697","https://openalex.org/W2134408405","https://openalex.org/W2135986722","https://openalex.org/W2140928152","https://openalex.org/W2141480229","https://openalex.org/W2144458979","https://openalex.org/W2145930857","https://openalex.org/W2146347776","https://openalex.org/W2150066947","https://openalex.org/W2150408604","https://openalex.org/W2151676061","https://openalex.org/W2161350011","https://openalex.org/W2162348754","https://openalex.org/W2296218291"],"related_works":["https://openalex.org/W2051487156","https://openalex.org/W2073681303","https://openalex.org/W2317200988","https://openalex.org/W2052122378","https://openalex.org/W2544423928","https://openalex.org/W2053286651","https://openalex.org/W2181743346","https://openalex.org/W2187401768","https://openalex.org/W2181413294","https://openalex.org/W2989452537"],"abstract_inverted_index":{"(MPSoC)":[0],"and":[1,50,85,91,117],"media":[2,22,53,77,147],"processing":[3,104,139],"are":[4,94],"comprehensively":[5],"applied":[6],"in":[7,62,107],"mobile":[8],"electronic":[9],"commerce.":[10],"And":[11],"heterogeneous":[12,29,80,120],"MPSoCs":[13],"provides":[14],"more":[15],"opportunities":[16],"for":[17,47],"parallelization":[18,26,43],"accelerating":[19,134],"of":[20,28,37,45,52,58,65,119],"sequential":[21,76],"algorithms.":[23],"However,":[24],"the":[25,35,59,63,97,101,126,136],"researches":[27,61],"MPSoC":[30,38,46,81],"applications":[31,54],"lags":[32],"far":[33],"behind":[34],"development":[36],"hardware":[39],"platform.":[40],"Therefore,":[41],"utilizing":[42],"opportunity":[44],"improving":[48],"performance":[49,116],"efficiency":[51,118],"has":[55],"been":[56],"one":[57],"hottest":[60],"field":[64],"embedded":[66],"system.":[67],"This":[68],"paper":[69],"proposes":[70],"a":[71],"new":[72],"approach":[73,128],"that":[74],"parallelizes":[75],"algorithms":[78],"on":[79],"using":[82],"program":[83],"transformation":[84],"application-to-architecture":[86],"mapping":[87,152],"techniques.":[88],"Data":[89],"locality":[90],"communication":[92],"cost":[93],"optimized":[95],"during":[96],"parallel":[98,138,149],"processing.":[99],"Moreover,":[100],"difference":[102],"between":[103],"elements,":[105],"reflected":[106],"architecture":[108],"templates,":[109],"is":[110],"used":[111],"to":[112],"achieve":[113],"\u201cthe":[114],"maximum\u201d":[115],"MPSoCs.":[121],"Finally,":[122],"an":[123],"experiment":[124],"shows":[125],"proposed":[127],"can":[129],"obtain":[130],"approximate":[131],"or":[132],"better":[133],"than":[135],"manual":[137],"by":[140],"experienced":[141],"designers.":[142],"Index":[143],"Terms\u2014heterogeneous":[144],"Multi-Processor":[145],"System-on-Chip,":[146],"processing,":[148,150],"application":[151]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}