{"id":"https://openalex.org/W7153151372","doi":"https://doi.org/10.4230/oasics.parma-ditam.2026.4","title":"Inter-Procedural Strength Reduction for Embedded Systems","display_name":"Inter-Procedural Strength Reduction for Embedded Systems","publication_year":2026,"publication_date":"2026-01-01","ids":{"openalex":"https://openalex.org/W7153151372","doi":"https://doi.org/10.4230/oasics.parma-ditam.2026.4"},"language":"en","primary_location":{"id":"doi:10.4230/oasics.parma-ditam.2026.4","is_oa":true,"landing_page_url":"https://doi.org/10.4230/oasics.parma-ditam.2026.4","pdf_url":null,"source":{"id":"https://openalex.org/S7407052059","display_name":"Dagstuhl Research Online Publication Server","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":""},"type":"article","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.4230/oasics.parma-ditam.2026.4","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069191452","display_name":"Giovanni Agosta","orcid":"https://orcid.org/0000-0002-0255-4475"},"institutions":[{"id":"https://openalex.org/I4210152452","display_name":"Consorzio Interuniversitario Nazionale per l'Informatica","ror":"https://ror.org/03v8v5y65","country_code":"IT","type":"facility","lineage":["https://openalex.org/I4210152452"]},{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Agosta, Giovanni","raw_affiliation_strings":["Politecnico di Milano, Italy","Consorzio Interuniversitario Nazionale per l'Informatica, Roma, Italy"],"raw_orcid":"https://orcid.org/0000-0002-0255-4475","affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Consorzio Interuniversitario Nazionale per l'Informatica, Roma, Italy","institution_ids":["https://openalex.org/I4210152452"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5069191452"],"corresponding_institution_ids":["https://openalex.org/I4210152452","https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.86792923,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7124000191688538,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7124000191688538,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.20419999957084656,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.01860000006854534,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/exponentiation","display_name":"Exponentiation","score":0.6995999813079834},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6340000033378601},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6083999872207642},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5667999982833862},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.5001999735832214},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.4916999936103821},{"id":"https://openalex.org/keywords/extension","display_name":"Extension (predicate logic)","score":0.44449999928474426},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.43970000743865967}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7487000226974487},{"id":"https://openalex.org/C81539297","wikidata":"https://www.wikidata.org/wiki/Q33456","display_name":"Exponentiation","level":2,"score":0.6995999813079834},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6340000033378601},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6083999872207642},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5667999982833862},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5054000020027161},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.5001999735832214},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.4916999936103821},{"id":"https://openalex.org/C2778029271","wikidata":"https://www.wikidata.org/wiki/Q5421931","display_name":"Extension (predicate logic)","level":2,"score":0.44449999928474426},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.43970000743865967},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42879998683929443},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.40049999952316284},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.398499995470047},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3961000144481659},{"id":"https://openalex.org/C184337299","wikidata":"https://www.wikidata.org/wiki/Q1437428","display_name":"Semantics (computer science)","level":2,"score":0.3765000104904175},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.353300005197525},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.34540000557899475},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.3305000066757202},{"id":"https://openalex.org/C184596265","wikidata":"https://www.wikidata.org/wiki/Q2651576","display_name":"Model of computation","level":3,"score":0.3179999887943268},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.29829999804496765},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.2946000099182129},{"id":"https://openalex.org/C134765980","wikidata":"https://www.wikidata.org/wiki/Q879126","display_name":"Bitwise operation","level":2,"score":0.2888999879360199},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2865999937057495},{"id":"https://openalex.org/C43126263","wikidata":"https://www.wikidata.org/wiki/Q128751","display_name":"Source code","level":2,"score":0.2754000127315521}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.4230/oasics.parma-ditam.2026.4","is_oa":true,"landing_page_url":"https://doi.org/10.4230/oasics.parma-ditam.2026.4","pdf_url":null,"source":{"id":"https://openalex.org/S7407052059","display_name":"Dagstuhl Research Online Publication Server","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":""}],"best_oa_location":{"id":"doi:10.4230/oasics.parma-ditam.2026.4","is_oa":true,"landing_page_url":"https://doi.org/10.4230/oasics.parma-ditam.2026.4","pdf_url":null,"source":{"id":"https://openalex.org/S7407052059","display_name":"Dagstuhl Research Online Publication Server","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":""},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Embedded":[0],"systems":[1],"often":[2],"rely":[3],"on":[4,73,103],"code":[5,26],"generated":[6],"from":[7],"model-based":[8],"design":[9],"tools,":[10],"which":[11],"can":[12],"result":[13],"in":[14],"inefficient":[15],"implementations":[16],"due":[17,126],"to":[18,43,79,117,127],"the":[19,35,86],"loss":[20],"of":[21,34],"high-level":[22],"semantic":[23],"information":[24],"during":[25],"generation.":[27],"This":[28],"paper":[29],"explores":[30],"an":[31],"inter-procedural":[32],"extension":[33],"strength":[36],"reduction":[37],"transformation,":[38,87],"traditionally":[39],"applied":[40],"within":[41],"loops,":[42],"optimize":[44],"repeated":[45],"computations":[46],"across":[47],"function":[48],"calls.":[49,83],"The":[50],"proposed":[51],"technique":[52],"identifies":[53],"parameters":[54],"acting":[55],"as":[56,64],"counters":[57],"and":[58,92,97,107],"replaces":[59],"costly":[60],"operations":[61,115,125],"-":[62,68],"such":[63],"exponentiation":[65],"or":[66],"multiplication":[67],"with":[69],"incremental":[70],"updates":[71],"based":[72],"recurrence":[74],"relations,":[75],"using":[76],"static":[77],"variables":[78],"preserve":[80],"state":[81],"between":[82,95],"We":[84],"formalize":[85],"discuss":[88],"its":[89],"applicability":[90],"conditions,":[91],"analyse":[93],"tradeoffs":[94],"computation":[96],"memory":[98,128],"access":[99],"costs.":[100],"Experimental":[101],"evaluation":[102],"ARMv8,":[104],"AVR":[105],"microcontrollers,":[106],"x86_64":[108],"platforms":[109],"demonstrates":[110],"significant":[111],"speedups":[112],"for":[113,123],"power":[114],"(up":[116],"9":[118],"\u00d7),":[119],"while":[120],"highlighting":[121],"limitations":[122],"simpler":[124],"overhead.":[129]},"counts_by_year":[],"updated_date":"2026-04-11T06:19:08.300824","created_date":"2026-04-11T00:00:00"}