{"id":"https://openalex.org/W7163368940","doi":"https://doi.org/10.4230/oasics.aeic.2026.3","title":"A Certifiable Approach to Multicore Using Ada","display_name":"A Certifiable Approach to Multicore Using Ada","publication_year":2026,"publication_date":"2026-01-01","ids":{"openalex":"https://openalex.org/W7163368940","doi":"https://doi.org/10.4230/oasics.aeic.2026.3"},"language":"en","primary_location":{"id":"pmh:oai:drops-oai.dagstuhl.de:25921","is_oa":true,"landing_page_url":"https://drops.dagstuhl.de/entities/document/10.4230/OASIcs.AEiC.2026.3","pdf_url":"https://drops.dagstuhl.de/storage/01oasics/oasics-vol143-aeic2026/OASIcs.AEiC.2026.3/OASIcs.AEiC.2026.3.pdf","source":{"id":"https://openalex.org/S4377196569","display_name":"DROPS (Schloss Dagstuhl \u2013 Leibniz Center for Informatics)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2799853480","host_organization_name":"Schloss Dagstuhl \u2013 Leibniz Center for Informatics","host_organization_lineage":["https://openalex.org/I2799853480"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"publishedVersion"},"type":"article","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://drops.dagstuhl.de/storage/01oasics/oasics-vol143-aeic2026/OASIcs.AEiC.2026.3/OASIcs.AEiC.2026.3.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5137730503","display_name":"Jos\u00e9 F. Ruiz","orcid":"https://orcid.org/0009-0009-2894-0401"},"institutions":[{"id":"https://openalex.org/I4210093031","display_name":"AdaCore (France)","ror":"https://ror.org/00fpt6s33","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210093031"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Ruiz, Jos\u00e9 F.","raw_affiliation_strings":["AdaCore, 46 rue d'Amsterdam, 75009 Paris, France"],"raw_orcid":"https://orcid.org/0009-0009-2894-0401","affiliations":[{"raw_affiliation_string":"AdaCore, 46 rue d'Amsterdam, 75009 Paris, France","institution_ids":["https://openalex.org/I4210093031"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5137730503"],"corresponding_institution_ids":["https://openalex.org/I4210093031"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.90217211,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9776999950408936,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9776999950408936,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.009999999776482582,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.002400000113993883,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.8126000165939331},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.4975000023841858},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.4860000014305115},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.3698999881744385},{"id":"https://openalex.org/keywords/interference","display_name":"Interference (communication)","score":0.32429999113082886},{"id":"https://openalex.org/keywords/execution-time","display_name":"Execution time","score":0.32330000400543213},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.3163999915122986}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8467000126838684},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.8126000165939331},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.4975000023841858},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.4860000014305115},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41620001196861267},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41290000081062317},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.39480000734329224},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.3698999881744385},{"id":"https://openalex.org/C32022120","wikidata":"https://www.wikidata.org/wiki/Q797225","display_name":"Interference (communication)","level":3,"score":0.32429999113082886},{"id":"https://openalex.org/C2989134064","wikidata":"https://www.wikidata.org/wiki/Q288510","display_name":"Execution time","level":2,"score":0.32330000400543213},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.3163999915122986},{"id":"https://openalex.org/C154556556","wikidata":"https://www.wikidata.org/wiki/Q192969","display_name":"Computer multitasking","level":2,"score":0.31619998812675476},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.2994000017642975},{"id":"https://openalex.org/C2776834041","wikidata":"https://www.wikidata.org/wiki/Q25346349","display_name":"Execution model","level":2,"score":0.29840001463890076},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.29179999232292175},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.28299999237060547},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.2827000021934509},{"id":"https://openalex.org/C46304622","wikidata":"https://www.wikidata.org/wiki/Q374814","display_name":"Certification","level":2,"score":0.27549999952316284},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.26969999074935913},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.2669999897480011},{"id":"https://openalex.org/C200130814","wikidata":"https://www.wikidata.org/wiki/Q362858","display_name":"Worst-case execution time","level":3,"score":0.2549999952316284},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2540000081062317}],"mesh":[],"locations_count":3,"locations":[{"id":"pmh:oai:drops-oai.dagstuhl.de:25921","is_oa":true,"landing_page_url":"https://drops.dagstuhl.de/entities/document/10.4230/OASIcs.AEiC.2026.3","pdf_url":"https://drops.dagstuhl.de/storage/01oasics/oasics-vol143-aeic2026/OASIcs.AEiC.2026.3/OASIcs.AEiC.2026.3.pdf","source":{"id":"https://openalex.org/S4377196569","display_name":"DROPS (Schloss Dagstuhl \u2013 Leibniz Center for Informatics)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2799853480","host_organization_name":"Schloss Dagstuhl \u2013 Leibniz Center for Informatics","host_organization_lineage":["https://openalex.org/I2799853480"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"publishedVersion"},{"id":"pmh:doi:10.4230/oasics.aeic.2026.3","is_oa":true,"landing_page_url":"https://developer.arm.com/documentation/ddi0487","pdf_url":null,"source":{"id":"https://openalex.org/S4406922384","display_name":"Open MIND","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"ConferencePaper"},{"id":"doi:10.4230/oasics.aeic.2026.3","is_oa":true,"landing_page_url":"https://doi.org/10.4230/oasics.aeic.2026.3","pdf_url":null,"source":{"id":"https://openalex.org/S7407052059","display_name":"Dagstuhl Research Online Publication Server","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":""}],"best_oa_location":{"id":"pmh:oai:drops-oai.dagstuhl.de:25921","is_oa":true,"landing_page_url":"https://drops.dagstuhl.de/entities/document/10.4230/OASIcs.AEiC.2026.3","pdf_url":"https://drops.dagstuhl.de/storage/01oasics/oasics-vol143-aeic2026/OASIcs.AEiC.2026.3/OASIcs.AEiC.2026.3.pdf","source":{"id":"https://openalex.org/S4377196569","display_name":"DROPS (Schloss Dagstuhl \u2013 Leibniz Center for Informatics)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2799853480","host_organization_name":"Schloss Dagstuhl \u2013 Leibniz Center for Informatics","host_organization_lineage":["https://openalex.org/I2799853480"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"publishedVersion"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W7163368940.pdf","grobid_xml":"https://content.openalex.org/works/W7163368940.grobid-xml"},"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"The":[0],"adoption":[1],"of":[2,108],"multicore":[3,55,98],"processors":[4],"in":[5],"safety-critical":[6],"systems,":[7],"such":[8,60],"as":[9,61],"avionics,":[10],"automotive,":[11],"and":[12,23,41,43,50,71,83,95,102],"rail,":[13],"introduces":[14],"significant":[15],"certification":[16],"challenges,":[17],"primarily":[18],"related":[19],"to":[20,110],"determinism,":[21],"predictability,":[22],"interference":[24,81],"management.":[25],"This":[26,86],"paper":[27],"examines":[28],"how":[29],"the":[30,76,97,103],"Ada":[31,77],"programming":[32],"language,":[33],"together":[34],"with":[35,58],"its":[36],"restricted":[37],"tasking":[38],"profiles":[39],"(Ravenscar":[40],"Jorvik)":[42],"bare-metal":[44],"run-time":[45,99],"libraries,":[46],"provide":[47],"a":[48,72],"robust":[49],"certifiable":[51],"execution":[52],"model":[53,87],"for":[54],"systems":[56],"compliant":[57],"guidance":[59],"AC":[62],"20-193.":[63],"By":[64],"enforcing":[65],"static":[66],"task":[67],"partitioning,":[68],"fixed-priority":[69],"scheduling,":[70],"simple":[73],"synchronization":[74],"model,":[75],"approach":[78],"systematically":[79],"limits":[80],"channels":[82],"timing":[84],"variability.":[85],"enables":[88],"accurate":[89],"schedulability":[90],"analysis,":[91],"simplifies":[92],"verification":[93],"activities,":[94],"allows":[96],"library":[100],"itself":[101],"application":[104],"built":[105],"on":[106],"top":[107],"it":[109],"be":[111],"certified.":[112]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2026-06-04T00:00:00"}