{"id":"https://openalex.org/W2755399696","doi":"https://doi.org/10.4149/cai_2017_4_925","title":"Optimizing Memory Usage in L4-Based Microkernel","display_name":"Optimizing Memory Usage in L4-Based Microkernel","publication_year":2017,"publication_date":"2017-01-01","ids":{"openalex":"https://openalex.org/W2755399696","doi":"https://doi.org/10.4149/cai_2017_4_925","mag":"2755399696"},"language":"en","primary_location":{"id":"doi:10.4149/cai_2017_4_925","is_oa":true,"landing_page_url":"https://doi.org/10.4149/cai_2017_4_925","pdf_url":null,"source":{"id":"https://openalex.org/S4210200093","display_name":"Computing and Informatics","issn_l":"1335-9150","issn":["1335-9150","2585-8807"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Computing and Informatics","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://doi.org/10.4149/cai_2017_4_925","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016145626","display_name":"Petre Eftime","orcid":null},"institutions":[{"id":"https://openalex.org/I61641377","display_name":"Universitatea Na\u021bional\u0103 de \u0218tiin\u021b\u0103 \u0219i Tehnologie Politehnica Bucure\u0219ti","ror":"https://ror.org/0558j5q12","country_code":"RO","type":"education","lineage":["https://openalex.org/I61641377"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Petre Eftime","raw_affiliation_strings":["University POLITEHNICA of Bucharest"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University POLITEHNICA of Bucharest","institution_ids":["https://openalex.org/I61641377"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046562516","display_name":"Lucian Mogosanu","orcid":null},"institutions":[{"id":"https://openalex.org/I61641377","display_name":"Universitatea Na\u021bional\u0103 de \u0218tiin\u021b\u0103 \u0219i Tehnologie Politehnica Bucure\u0219ti","ror":"https://ror.org/0558j5q12","country_code":"RO","type":"education","lineage":["https://openalex.org/I61641377"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Lucian Mogosanu","raw_affiliation_strings":["University POLITEHNICA of Bucharest"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University POLITEHNICA of Bucharest","institution_ids":["https://openalex.org/I61641377"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014631065","display_name":"Mihai Caraba\u0219","orcid":"https://orcid.org/0000-0002-4008-9922"},"institutions":[{"id":"https://openalex.org/I61641377","display_name":"Universitatea Na\u021bional\u0103 de \u0218tiin\u021b\u0103 \u0219i Tehnologie Politehnica Bucure\u0219ti","ror":"https://ror.org/0558j5q12","country_code":"RO","type":"education","lineage":["https://openalex.org/I61641377"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Mihai Carabas","raw_affiliation_strings":["University POLITEHNICA of Bucharest"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University POLITEHNICA of Bucharest","institution_ids":["https://openalex.org/I61641377"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072899308","display_name":"R\u0103zvan Deaconescu","orcid":"https://orcid.org/0000-0001-8287-1712"},"institutions":[{"id":"https://openalex.org/I61641377","display_name":"Universitatea Na\u021bional\u0103 de \u0218tiin\u021b\u0103 \u0219i Tehnologie Politehnica Bucure\u0219ti","ror":"https://ror.org/0558j5q12","country_code":"RO","type":"education","lineage":["https://openalex.org/I61641377"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"R\u00e3zvan Deaconescu","raw_affiliation_strings":["University POLITEHNICA of Bucharest"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University POLITEHNICA of Bucharest","institution_ids":["https://openalex.org/I61641377"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113508333","display_name":"Laura Gheorghe","orcid":null},"institutions":[{"id":"https://openalex.org/I61641377","display_name":"Universitatea Na\u021bional\u0103 de \u0218tiin\u021b\u0103 \u0219i Tehnologie Politehnica Bucure\u0219ti","ror":"https://ror.org/0558j5q12","country_code":"RO","type":"education","lineage":["https://openalex.org/I61641377"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Laura Gheorghe","raw_affiliation_strings":["University POLITEHNICA of Bucharest"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University POLITEHNICA of Bucharest","institution_ids":["https://openalex.org/I61641377"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062479493","display_name":"Valentin\u2010Gabriel Voiculescu","orcid":"https://orcid.org/0000-0001-5947-505X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Valentin Gabriel Voiculescu","raw_affiliation_strings":["VirtualMetrix, Inc., Rancho Santa Fe, CA 92067"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VirtualMetrix, Inc., Rancho Santa Fe, CA 92067","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2312,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.51934592,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"36","issue":"4","first_page":"925","last_page":"949"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microkernel","display_name":"Microkernel","score":0.9771857261657715},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7178974747657776},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.5393556952476501},{"id":"https://openalex.org/keywords/inefficiency","display_name":"Inefficiency","score":0.5111487507820129},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.5052631497383118},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.47281041741371155},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.44580283761024475},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.41698282957077026},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3849579691886902},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.19479823112487793},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.19117635488510132}],"concepts":[{"id":"https://openalex.org/C2777127024","wikidata":"https://www.wikidata.org/wiki/Q726378","display_name":"Microkernel","level":2,"score":0.9771857261657715},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7178974747657776},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.5393556952476501},{"id":"https://openalex.org/C2778869765","wikidata":"https://www.wikidata.org/wiki/Q6028363","display_name":"Inefficiency","level":2,"score":0.5111487507820129},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.5052631497383118},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.47281041741371155},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.44580283761024475},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.41698282957077026},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3849579691886902},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.19479823112487793},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.19117635488510132},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C175444787","wikidata":"https://www.wikidata.org/wiki/Q39072","display_name":"Microeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.4149/cai_2017_4_925","is_oa":true,"landing_page_url":"https://doi.org/10.4149/cai_2017_4_925","pdf_url":null,"source":{"id":"https://openalex.org/S4210200093","display_name":"Computing and Informatics","issn_l":"1335-9150","issn":["1335-9150","2585-8807"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Computing and Informatics","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.4149/cai_2017_4_925","is_oa":true,"landing_page_url":"https://doi.org/10.4149/cai_2017_4_925","pdf_url":null,"source":{"id":"https://openalex.org/S4210200093","display_name":"Computing and Informatics","issn_l":"1335-9150","issn":["1335-9150","2585-8807"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Computing and Informatics","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2334181344","https://openalex.org/W2362277122","https://openalex.org/W2401095501","https://openalex.org/W4293054943","https://openalex.org/W4243333834","https://openalex.org/W2138847","https://openalex.org/W310629987","https://openalex.org/W2558276258","https://openalex.org/W2526783553","https://openalex.org/W4248614727"],"abstract_inverted_index":{"Memory":[0],"allocation":[1,55],"is":[2],"a":[3],"critical":[4],"aspect":[5],"of":[6,20,54,58],"any":[7],"modern":[8],"operating":[9],"system":[10],"kernel":[11],"because":[12],"it":[13],"must":[14,27],"run":[15],"continuously":[16],"for":[17],"long":[18],"periods":[19],"time,":[21],"therefore":[22],"memory":[23,34,48],"leaks":[24],"and":[25,37,50,56],"inefficiency":[26],"be":[28],"eliminated.":[29],"This":[30],"paper":[31],"presents":[32],"different":[33],"management":[35],"algorithms":[36],"their":[38],"aplicability":[39],"to":[40,46],"an":[41],"L4-based":[42],"microkernel.":[43],"We":[44],"aim":[45],"reduce":[47],"usage":[49],"increase":[51],"the":[52],"performance":[53],"deallocation":[57],"memory.":[59]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}