{"id":"https://openalex.org/W2012318418","doi":"https://doi.org/10.4108/icst.simutools2008.2929","title":"Embedded System Protocol Design Flow based on SDL: From Specification to Hardware/Software Implementation","display_name":"Embedded System Protocol Design Flow based on SDL: From Specification to Hardware/Software Implementation","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2012318418","doi":"https://doi.org/10.4108/icst.simutools2008.2929","mag":"2012318418"},"language":"en","primary_location":{"id":"doi:10.4108/icst.simutools2008.2929","is_oa":true,"landing_page_url":"https://doi.org/10.4108/icst.simutools2008.2929","pdf_url":"http://eudl.eu/pdf/10.4108/ICST.SIMUTOOLS2008.2929","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the First International ICST Conference on Simulation Tools and Techniques for Communications Networks and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"http://eudl.eu/pdf/10.4108/ICST.SIMUTOOLS2008.2929","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008298869","display_name":"Daniel Dietterle","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Daniel Dietterle","raw_affiliation_strings":["Wireless Communication Systems, Frankfurt (Oder), Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"Wireless Communication Systems, Frankfurt (Oder), Germany#TAB#","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5008298869"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3466,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.6706139,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9915000200271606,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8337809443473816},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.7321585416793823},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.7023789286613464},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.6152862906455994},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5645167827606201},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5381205081939697},{"id":"https://openalex.org/keywords/communications-protocol","display_name":"Communications protocol","score":0.49720218777656555},{"id":"https://openalex.org/keywords/software-design","display_name":"Software design","score":0.480532705783844},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4799902141094208},{"id":"https://openalex.org/keywords/specification-language","display_name":"Specification language","score":0.4327339828014374},{"id":"https://openalex.org/keywords/formal-specification","display_name":"Formal specification","score":0.42899852991104126},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4198693037033081},{"id":"https://openalex.org/keywords/software-implementation","display_name":"Software implementation","score":0.4155372679233551},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4012363851070404},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.35797929763793945},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.3038841187953949},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.29557928442955017}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8337809443473816},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.7321585416793823},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.7023789286613464},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.6152862906455994},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5645167827606201},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5381205081939697},{"id":"https://openalex.org/C12269588","wikidata":"https://www.wikidata.org/wiki/Q132364","display_name":"Communications protocol","level":2,"score":0.49720218777656555},{"id":"https://openalex.org/C52913732","wikidata":"https://www.wikidata.org/wiki/Q857102","display_name":"Software design","level":4,"score":0.480532705783844},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4799902141094208},{"id":"https://openalex.org/C201677973","wikidata":"https://www.wikidata.org/wiki/Q1209840","display_name":"Specification language","level":2,"score":0.4327339828014374},{"id":"https://openalex.org/C116253237","wikidata":"https://www.wikidata.org/wiki/Q1437424","display_name":"Formal specification","level":2,"score":0.42899852991104126},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4198693037033081},{"id":"https://openalex.org/C2983609787","wikidata":"https://www.wikidata.org/wiki/Q10534782","display_name":"Software implementation","level":3,"score":0.4155372679233551},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4012363851070404},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.35797929763793945},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.3038841187953949},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.29557928442955017},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.4108/icst.simutools2008.2929","is_oa":true,"landing_page_url":"https://doi.org/10.4108/icst.simutools2008.2929","pdf_url":"http://eudl.eu/pdf/10.4108/ICST.SIMUTOOLS2008.2929","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the First International ICST Conference on Simulation Tools and Techniques for Communications Networks and Systems","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.4108/icst.simutools2008.2929","is_oa":true,"landing_page_url":"https://doi.org/10.4108/icst.simutools2008.2929","pdf_url":"http://eudl.eu/pdf/10.4108/ICST.SIMUTOOLS2008.2929","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the First International ICST Conference on Simulation Tools and Techniques for Communications Networks and Systems","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321469","display_name":"Bundesministerium f\u00fcr Wirtschaft und Technologie","ror":"https://ror.org/02vgg2808"}],"has_content":{"grobid_xml":false,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2012318418.pdf"},"referenced_works_count":17,"referenced_works":["https://openalex.org/W1508648659","https://openalex.org/W1526085069","https://openalex.org/W1606624346","https://openalex.org/W1891270117","https://openalex.org/W1990083170","https://openalex.org/W2007218256","https://openalex.org/W2104532741","https://openalex.org/W2118052689","https://openalex.org/W2131810937","https://openalex.org/W2148452029","https://openalex.org/W2166618391","https://openalex.org/W2407342916","https://openalex.org/W2422272475","https://openalex.org/W2511963910","https://openalex.org/W2541117743","https://openalex.org/W4243443630","https://openalex.org/W7036181778"],"related_works":["https://openalex.org/W2016926482","https://openalex.org/W2129671278","https://openalex.org/W2975035977","https://openalex.org/W4236014545","https://openalex.org/W2138506581","https://openalex.org/W2137359677","https://openalex.org/W3147044877","https://openalex.org/W2545414197","https://openalex.org/W2139939460","https://openalex.org/W2381555396"],"abstract_inverted_index":{"SDL":[0,11,17,25],"(Specification":[1],"and":[2,15],"Description":[3],"Language)":[4],"is":[5],"popular":[6],"for":[7,33],"communication":[8],"protocol":[9],"design.":[10],"tools":[12],"allow":[13],"simulating":[14],"verifying":[16],"models.":[18],"In":[19],"this":[20],"paper,":[21],"we":[22],"show":[23],"how":[24],"models":[26],"can":[27],"be":[28],"transformed":[29],"into":[30],"hardware/software":[31],"implementations":[32],"embedded":[34],"systems.":[35],"Our":[36],"design":[37],"flow":[38],"contains":[39],"a":[40],"lightweight":[41]},"counts_by_year":[],"updated_date":"2026-01-15T23:16:33.117629","created_date":"2025-10-10T00:00:00"}