{"id":"https://openalex.org/W2032400157","doi":"https://doi.org/10.4018/jertcs.2013010102","title":"A Simulation-Based Framework for the Exploration of Mapping Solutions on Heterogeneous MPSoCs","display_name":"A Simulation-Based Framework for the Exploration of Mapping Solutions on Heterogeneous MPSoCs","publication_year":2013,"publication_date":"2013-01-01","ids":{"openalex":"https://openalex.org/W2032400157","doi":"https://doi.org/10.4018/jertcs.2013010102","mag":"2032400157"},"language":"en","primary_location":{"id":"doi:10.4018/jertcs.2013010102","is_oa":false,"landing_page_url":"https://doi.org/10.4018/jertcs.2013010102","pdf_url":null,"source":{"id":"https://openalex.org/S172929737","display_name":"International Journal of Embedded and Real-Time Communication Systems","issn_l":"1947-3176","issn":["1947-3176","1947-3184"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320424","host_organization_name":"IGI Global","host_organization_lineage":["https://openalex.org/P4310320424"],"host_organization_lineage_names":["IGI Global"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Embedded and Real-Time Communication Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031451381","display_name":"Antonio Miele","orcid":"https://orcid.org/0000-0003-3197-0723"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Antonio Miele","raw_affiliation_strings":["Politecnico di Milano, Milan, Italy","Politecnico di Milano, Milan (Italy)#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Politecnico di Milano, Milan (Italy)#TAB#","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072400487","display_name":"Christian Pilato","orcid":"https://orcid.org/0000-0001-9315-1788"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Christian Pilato","raw_affiliation_strings":["Politecnico di Milano, Milan, Italy","Politecnico di Milano, Milan (Italy)#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Politecnico di Milano, Milan (Italy)#TAB#","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014181688","display_name":"Donatella Sciuto","orcid":"https://orcid.org/0000-0001-9030-6940"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Donatella Sciuto","raw_affiliation_strings":["Politecnico di Milano, Milan, Italy","Politecnico di Milano, Milan (Italy)#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Politecnico di Milano, Milan (Italy)#TAB#","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":0.6229,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.69370406,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"4","issue":"1","first_page":"22","last_page":"41"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9303425550460815},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.891739010810852},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8217854499816895},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6327584981918335},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.5558576583862305},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.535470187664032},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5137406587600708},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.502389669418335},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4688010811805725},{"id":"https://openalex.org/keywords/xml","display_name":"XML","score":0.4151894450187683},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.09105932712554932},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08961626887321472}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9303425550460815},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.891739010810852},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8217854499816895},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6327584981918335},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.5558576583862305},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.535470187664032},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5137406587600708},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.502389669418335},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4688010811805725},{"id":"https://openalex.org/C8797682","wikidata":"https://www.wikidata.org/wiki/Q2115","display_name":"XML","level":2,"score":0.4151894450187683},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.09105932712554932},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08961626887321472},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.4018/jertcs.2013010102","is_oa":false,"landing_page_url":"https://doi.org/10.4018/jertcs.2013010102","pdf_url":null,"source":{"id":"https://openalex.org/S172929737","display_name":"International Journal of Embedded and Real-Time Communication Systems","issn_l":"1947-3176","issn":["1947-3176","1947-3184"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320424","host_organization_name":"IGI Global","host_organization_lineage":["https://openalex.org/P4310320424"],"host_organization_lineage_names":["IGI Global"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Embedded and Real-Time Communication Systems","raw_type":"journal-article"},{"id":"pmh:oai:RePEc:igg:jertcs:v:4:y:2013:i:1:p:22-41","is_oa":false,"landing_page_url":"http://services.igi-global.com/resolvedoi/resolve.aspx?doi=10.4018/jertcs.2013010102","pdf_url":null,"source":{"id":"https://openalex.org/S4306401271","display_name":"RePEc: Research Papers in Economics","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I77793887","host_organization_name":"Federal Reserve Bank of St. Louis","host_organization_lineage":["https://openalex.org/I77793887"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"article"},{"id":"pmh:oai:re.public.polimi.it:11311/741170","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/741170","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1532503506","https://openalex.org/W2007545650","https://openalex.org/W2055871370","https://openalex.org/W2074558871","https://openalex.org/W2109255166","https://openalex.org/W2120080222","https://openalex.org/W2123610036","https://openalex.org/W2123654501","https://openalex.org/W2136770003","https://openalex.org/W2137420909","https://openalex.org/W2141480229","https://openalex.org/W2148548948","https://openalex.org/W2151310824","https://openalex.org/W2154635391","https://openalex.org/W2158391679","https://openalex.org/W2163479900","https://openalex.org/W2538120373","https://openalex.org/W4238404753","https://openalex.org/W4249472430"],"related_works":["https://openalex.org/W1934552808","https://openalex.org/W2587830891","https://openalex.org/W53262038","https://openalex.org/W4230458348","https://openalex.org/W3198758847","https://openalex.org/W2002682434","https://openalex.org/W2102117846","https://openalex.org/W2016843712","https://openalex.org/W2133408453","https://openalex.org/W2051542972"],"abstract_inverted_index":{"The":[0,117],"efficient":[1],"analysis":[2],"and":[3,86,97],"exploration":[4,108],"of":[5,8,62,88,102,109],"mapping":[6,89,111],"solutions":[7,112,140],"a":[9,13,20,42,99,114,124,142],"parallel":[10],"application":[11,72,131],"on":[12,47],"heterogeneous":[14],"Multi-Processor":[15],"Systems-on-Chip":[16],"(MPSoCs)":[17],"is":[18],"usually":[19],"challenging":[21],"task":[22],"in":[23,26],"system-level":[24,43],"design,":[25],"particular":[27],"when":[28],"the":[29,60,66,71,84,103,107,134],"architecture":[30],"integrates":[31],"hardware":[32,67],"cores":[33,68],"that":[34],"may":[35],"expose":[36],"reconfigurable":[37,143],"features.":[38],"This":[39],"paper":[40],"proposes":[41],"design":[44],"framework":[45,119],"based":[46],"SystemC":[48,81],"simulations":[49],"for":[50,59,65,80],"fulfilling":[51],"this":[52],"task,":[53],"featuring":[54,113],"(i)":[55],"an":[56,76,94,128],"automated":[57],"flow":[58],"generation":[61],"timing":[63],"models":[64],"starting":[69],"from":[70],"source":[73],"code,":[74],"(ii)":[75],"enhanced":[77],"simulation":[78,104],"environment":[79,105],"architectures":[82],"enabling":[83],"specification":[85],"modification":[87],"choices":[90],"only":[91],"by":[92],"changing":[93],"XML":[95],"descriptor,":[96],"(iii)":[98],"flexible":[100],"controller":[101],"supporting":[106],"various":[110],"customizable":[115],"engine.":[116],"proposed":[118],"has":[120],"been":[121],"validated":[122],"with":[123],"case":[125],"study":[126],"considering":[127],"image":[129],"processing":[130],"to":[132,136],"show":[133],"possibility":[135],"automatically":[137],"exploring":[138],"alternative":[139],"onto":[141],"MPSoC":[144],"platform.":[145]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T06:19:23.411458","created_date":"2025-10-10T00:00:00"}