{"id":"https://openalex.org/W2746234147","doi":"https://doi.org/10.4018/ijertcs.2016070103","title":"Analytical Model for High\u2013Level Area Estimation of FPGA Design","display_name":"Analytical Model for High\u2013Level Area Estimation of FPGA Design","publication_year":2016,"publication_date":"2016-07-01","ids":{"openalex":"https://openalex.org/W2746234147","doi":"https://doi.org/10.4018/ijertcs.2016070103","mag":"2746234147"},"language":"en","primary_location":{"id":"doi:10.4018/ijertcs.2016070103","is_oa":false,"landing_page_url":"https://doi.org/10.4018/ijertcs.2016070103","pdf_url":null,"source":{"id":"https://openalex.org/S172929737","display_name":"International Journal of Embedded and Real-Time Communication Systems","issn_l":"1947-3176","issn":["1947-3176","1947-3184"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320424","host_organization_name":"IGI Global","host_organization_lineage":["https://openalex.org/P4310320424"],"host_organization_lineage_names":["IGI Global"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Embedded and Real-Time Communication Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061639862","display_name":"Rachna Singh","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Rachna Singh","raw_affiliation_strings":["BCE, Bhopal, India"],"affiliations":[{"raw_affiliation_string":"BCE, Bhopal, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057233791","display_name":"Arvind Rajawat","orcid":"https://orcid.org/0000-0002-7803-6543"},"institutions":[{"id":"https://openalex.org/I91277730","display_name":"Maulana Azad National Institute of Technology","ror":"https://ror.org/026vtd268","country_code":"IN","type":"education","lineage":["https://openalex.org/I91277730"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Arvind Rajawat","raw_affiliation_strings":["MANIT, Bhopal, India"],"affiliations":[{"raw_affiliation_string":"MANIT, Bhopal, India","institution_ids":["https://openalex.org/I91277730"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5061639862"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.23810419,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":"7","issue":"2","first_page":"35","last_page":"44"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.9298871755599976},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.795326828956604},{"id":"https://openalex.org/keywords/estimation","display_name":"Estimation","score":0.7597490549087524},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.743057131767273},{"id":"https://openalex.org/keywords/range","display_name":"Range (aeronautics)","score":0.4545147120952606},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38201671838760376},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3451104462146759},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.1123652458190918},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0824417769908905}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.9298871755599976},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.795326828956604},{"id":"https://openalex.org/C96250715","wikidata":"https://www.wikidata.org/wiki/Q965330","display_name":"Estimation","level":2,"score":0.7597490549087524},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.743057131767273},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.4545147120952606},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38201671838760376},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3451104462146759},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.1123652458190918},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0824417769908905},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.4018/ijertcs.2016070103","is_oa":false,"landing_page_url":"https://doi.org/10.4018/ijertcs.2016070103","pdf_url":null,"source":{"id":"https://openalex.org/S172929737","display_name":"International Journal of Embedded and Real-Time Communication Systems","issn_l":"1947-3176","issn":["1947-3176","1947-3184"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320424","host_organization_name":"IGI Global","host_organization_lineage":["https://openalex.org/P4310320424"],"host_organization_lineage_names":["IGI Global"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Embedded and Real-Time Communication Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1539905761","https://openalex.org/W1577032919","https://openalex.org/W1971772932","https://openalex.org/W1997346180","https://openalex.org/W2010806814","https://openalex.org/W2012276851","https://openalex.org/W2036081951","https://openalex.org/W2069180014","https://openalex.org/W2072453503","https://openalex.org/W2102049560","https://openalex.org/W2105006246","https://openalex.org/W2129636943","https://openalex.org/W2135693987","https://openalex.org/W2139900512","https://openalex.org/W2150787480","https://openalex.org/W2151820033","https://openalex.org/W2157920100","https://openalex.org/W2162405672","https://openalex.org/W2164292984","https://openalex.org/W2309071828","https://openalex.org/W2310264284","https://openalex.org/W2544877578","https://openalex.org/W2625027210","https://openalex.org/W4242391517"],"related_works":["https://openalex.org/W2544043553","https://openalex.org/W2546284597","https://openalex.org/W2348562861","https://openalex.org/W2540393334","https://openalex.org/W1983570530","https://openalex.org/W2062932566","https://openalex.org/W2390042878","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2085828379"],"abstract_inverted_index":{"FPGAs":[0,32,81],"have":[1,10],"been":[2,65],"used":[3,123],"as":[4],"a":[5],"target":[6],"platform":[7],"because":[8],"they":[9],"increasingly":[11],"interesting":[12],"in":[13,35,54,143],"system":[14],"design":[15,92],"and":[16,115,134,158],"due":[17],"to":[18,56,91,124,148,154,160],"the":[19,47,58,69,76,126,129,144],"rapid":[20],"technological":[21],"progress":[22],"ever":[23],"larger":[24],"devices":[25],"are":[26],"commercially":[27],"affordable.":[28],"These":[29],"trends":[30],"make":[31],"an":[33,43,93,102],"alternative":[34],"application":[36],"areas":[37],"where":[38],"extensive":[39],"data":[40],"processing":[41],"plays":[42],"important":[44,121],"role.":[45],"Consequently,":[46],"desire":[48],"emerges":[49],"for":[50,79,97,150,156,162],"early":[51,103],"performance":[52],"estimation":[53,111,117,132,140],"order":[55],"quantify":[57],"FPGA":[59,98],"approach.":[60],"A":[61],"mathematical":[62],"model":[63,112],"has":[64],"presented":[66],"that":[67,139],"estimates":[68],"maximum":[70],"number":[71],"of":[72,105,118,128,146],"LUTs":[73],"consumed":[74],"by":[75],"hardware":[77],"synthesized":[78],"different":[80],"using":[82],"LLVM..":[83],"The":[84,107],"motivation":[85],"behind":[86],"this":[87],"research":[88],"work":[89],"is":[90,142],"area":[94,110],"modeling":[95],"approach":[96],"based":[99,109],"implementation":[100],"at":[101],"stage":[104],"design.":[106],"equation":[108],"permits":[113],"immediate":[114],"accurate":[116],"resources.":[119],"Two":[120],"criteria":[122],"judge":[125],"quality":[127],"results":[130,137],"were":[131],"accuracy":[133],"runtime.":[135],"Experimental":[136],"show":[138],"error":[141],"range":[145],"1.33%":[147],"7.26%":[149],"Spartan":[151],"3E,":[152],"1.6%":[153],"5.63%":[155],"Virtex-2pro":[157],"2.3%":[159],"6.02%":[161],"Virtex-5.":[163]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}