{"id":"https://openalex.org/W2503905142","doi":"https://doi.org/10.4018/ijertcs.2015010105","title":"A SysML and CLEAN Based Methodology for RISC Processor Micro-Architecture Design","display_name":"A SysML and CLEAN Based Methodology for RISC Processor Micro-Architecture Design","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W2503905142","doi":"https://doi.org/10.4018/ijertcs.2015010105","mag":"2503905142"},"language":"en","primary_location":{"id":"doi:10.4018/ijertcs.2015010105","is_oa":false,"landing_page_url":"https://doi.org/10.4018/ijertcs.2015010105","pdf_url":null,"source":{"id":"https://openalex.org/S172929737","display_name":"International Journal of Embedded and Real-Time Communication Systems","issn_l":"1947-3176","issn":["1947-3176","1947-3184"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320424","host_organization_name":"IGI Global","host_organization_lineage":["https://openalex.org/P4310320424"],"host_organization_lineage_names":["IGI Global"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Embedded and Real-Time Communication Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052161698","display_name":"Zakaria Lakhdara","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Zakaria Lakhdara","raw_affiliation_strings":["LIRE Laboratory, Constantine 2 University, Constantine, Algeria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIRE Laboratory, Constantine 2 University, Constantine, Algeria","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022538967","display_name":"Salah Merniz","orcid":"https://orcid.org/0000-0002-2037-0485"},"institutions":[{"id":"https://openalex.org/I125485651","display_name":"University Fr\u00e8res Mentouri Constantine 1","ror":"https://ror.org/017wv6808","country_code":"DZ","type":"education","lineage":["https://openalex.org/I125485651"]}],"countries":["DZ"],"is_corresponding":false,"raw_author_name":"Salah Merniz","raw_affiliation_strings":["MISC Laboratory, Constantine 2 University, Constantine, Algeria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"MISC Laboratory, Constantine 2 University, Constantine, Algeria","institution_ids":["https://openalex.org/I125485651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5052161698"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.21290378,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"6","issue":"1","first_page":"101","last_page":"131"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11450","display_name":"Model-Driven Software Engineering Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7901899814605713},{"id":"https://openalex.org/keywords/executable","display_name":"Executable","score":0.752915620803833},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5571025609970093},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5415753126144409},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5384433269500732},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5178613662719727},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4839049279689789},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.48166072368621826},{"id":"https://openalex.org/keywords/systems-modeling-language","display_name":"Systems Modeling Language","score":0.45654937624931335},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4554649293422699},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.44537970423698425},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.43842029571533203},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.42823830246925354},{"id":"https://openalex.org/keywords/unified-modeling-language","display_name":"Unified Modeling Language","score":0.3929736316204071},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3904000520706177},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.24722525477409363},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1383495032787323}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7901899814605713},{"id":"https://openalex.org/C160145156","wikidata":"https://www.wikidata.org/wiki/Q778586","display_name":"Executable","level":2,"score":0.752915620803833},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5571025609970093},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5415753126144409},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5384433269500732},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5178613662719727},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4839049279689789},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.48166072368621826},{"id":"https://openalex.org/C21285288","wikidata":"https://www.wikidata.org/wiki/Q2117885","display_name":"Systems Modeling Language","level":4,"score":0.45654937624931335},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4554649293422699},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.44537970423698425},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.43842029571533203},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.42823830246925354},{"id":"https://openalex.org/C145644426","wikidata":"https://www.wikidata.org/wiki/Q169411","display_name":"Unified Modeling Language","level":3,"score":0.3929736316204071},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3904000520706177},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.24722525477409363},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1383495032787323},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.4018/ijertcs.2015010105","is_oa":false,"landing_page_url":"https://doi.org/10.4018/ijertcs.2015010105","pdf_url":null,"source":{"id":"https://openalex.org/S172929737","display_name":"International Journal of Embedded and Real-Time Communication Systems","issn_l":"1947-3176","issn":["1947-3176","1947-3184"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320424","host_organization_name":"IGI Global","host_organization_lineage":["https://openalex.org/P4310320424"],"host_organization_lineage_names":["IGI Global"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Embedded and Real-Time Communication Systems","raw_type":"journal-article"},{"id":"pmh:oai:RePEc:igg:jertcs:v:6:y:2015:i:1:p:101-131","is_oa":false,"landing_page_url":"http://services.igi-global.com/resolvedoi/resolve.aspx?doi=10.4018/IJERTCS.2015010105","pdf_url":null,"source":{"id":"https://openalex.org/S4306401271","display_name":"RePEc: Research Papers in Economics","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I77793887","host_organization_name":"Federal Reserve Bank of St. Louis","host_organization_lineage":["https://openalex.org/I77793887"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5799999833106995}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W206452102","https://openalex.org/W1486842216","https://openalex.org/W1569686529","https://openalex.org/W1919359394","https://openalex.org/W1993997772","https://openalex.org/W2097795742","https://openalex.org/W2127162571","https://openalex.org/W2134334536"],"related_works":["https://openalex.org/W4250432526","https://openalex.org/W2101536355","https://openalex.org/W2171175484","https://openalex.org/W2085872434","https://openalex.org/W2026084820","https://openalex.org/W2562747857","https://openalex.org/W2883183116","https://openalex.org/W4252240422","https://openalex.org/W37150954","https://openalex.org/W2125503095"],"abstract_inverted_index":{"Nowadays,":[0],"processor":[1,45],"micro-architectures":[2],"are":[3,73,85,90,140],"becoming":[4],"more":[5,7],"and":[6,15,25,58,61,79,87,94,120,127,159],"complex.":[8],"Consequently,":[9],"designers":[10],"increasingly":[11],"need":[12],"powerful":[13],"abstraction":[14],"structuration":[16],"mechanisms,":[17],"as":[18,20],"well":[19],"design":[21],"methodologies":[22],"that":[23,105],"automatically":[24,74],"formally":[26,88],"derive":[27],"low-level":[28],"concrete":[29],"designs":[30],"from":[31,76],"high-level":[32],"abstract":[33],"ones.":[34],"In":[35],"this":[36,38],"context,":[37],"paper":[39],"proposes":[40],"a":[41,102],"methodology":[42,50],"for":[43,92],"RISC":[44],"micro-architecture":[46,110],"design.":[47],"The":[48,96,146],"proposed":[49,97,157],"uses":[51],"mainly":[52],"SysML":[53],"to":[54,66,117,142],"model":[55,119],"both":[56],"ISA":[57,78,126],"MA":[59,80,128],"levels":[60],"the":[62,77,109,125,137,144,149,153,156],"functional":[63],"language":[64],"CLEAN":[65,72,122],"describe":[67],"them.":[68],"Functional":[69],"specifications":[70,123,139],"in":[71],"generated":[75,138],"models.":[81],"These":[82],"specifications,":[83],"which":[84],"executable":[86],"verifiable,":[89],"used":[91,141],"simulation":[93,150],"verification.":[95],"approach":[98],"is":[99],"validated":[100],"by":[101],"case":[103],"study":[104],"consists":[106],"of":[107,111,148,155],"designing":[108],"MIPS":[112],"processor.":[113],"It":[114,130],"shows":[115],"how":[116,136],"easily":[118],"generate":[121],"describing":[124],"levels.":[129],"also":[131],"illustrates,":[132],"with":[133],"multiple":[134],"cases,":[135],"simulate":[143],"MA.":[145],"results":[147],"phase":[151],"prove":[152],"efficiency":[154],"modeling":[158],"code":[160],"generation":[161],"techniques.":[162]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}