{"id":"https://openalex.org/W4252391285","doi":"https://doi.org/10.4018/ijertcs.2014010104","title":"OpenSPARC Processor Evaluation Using Virtex-5 FPGA and High Performance Embedded Computing (HPEC) Benchmark Suite","display_name":"OpenSPARC Processor Evaluation Using Virtex-5 FPGA and High Performance Embedded Computing (HPEC) Benchmark Suite","publication_year":2014,"publication_date":"2014-01-01","ids":{"openalex":"https://openalex.org/W4252391285","doi":"https://doi.org/10.4018/ijertcs.2014010104"},"language":"en","primary_location":{"id":"doi:10.4018/ijertcs.2014010104","is_oa":false,"landing_page_url":"https://doi.org/10.4018/ijertcs.2014010104","pdf_url":null,"source":{"id":"https://openalex.org/S172929737","display_name":"International Journal of Embedded and Real-Time Communication Systems","issn_l":"1947-3176","issn":["1947-3176","1947-3184"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320424","host_organization_name":"IGI Global","host_organization_lineage":["https://openalex.org/P4310320424"],"host_organization_lineage_names":["IGI Global"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Embedded and Real-Time Communication Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051492105","display_name":"Khaldoon Mhaidat","orcid":null},"institutions":[{"id":"https://openalex.org/I156983542","display_name":"Jordan University of Science and Technology","ror":"https://ror.org/03y8mtb59","country_code":"JO","type":"education","lineage":["https://openalex.org/I156983542"]}],"countries":["JO"],"is_corresponding":false,"raw_author_name":"Khaldoon Moosa Mhaidat","raw_affiliation_strings":["Jordan University of Science and Technology, Irbid, Jordan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Jordan University of Science and Technology, Irbid, Jordan","institution_ids":["https://openalex.org/I156983542"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012268960","display_name":"Ahmad Baset","orcid":null},"institutions":[{"id":"https://openalex.org/I156983542","display_name":"Jordan University of Science and Technology","ror":"https://ror.org/03y8mtb59","country_code":"JO","type":"education","lineage":["https://openalex.org/I156983542"]}],"countries":["JO"],"is_corresponding":false,"raw_author_name":"Ahmad Baset","raw_affiliation_strings":["Jordan University of Science and Technology, Irbid, Jordan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Jordan University of Science and Technology, Irbid, Jordan","institution_ids":["https://openalex.org/I156983542"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057264298","display_name":"Osama Al-Khaleel","orcid":"https://orcid.org/0000-0003-0585-2619"},"institutions":[{"id":"https://openalex.org/I156983542","display_name":"Jordan University of Science and Technology","ror":"https://ror.org/03y8mtb59","country_code":"JO","type":"education","lineage":["https://openalex.org/I156983542"]}],"countries":["JO"],"is_corresponding":false,"raw_author_name":"Osama Al-Khaleel","raw_affiliation_strings":["Jordan University of Science and Technology, Irbid, Jordan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Jordan University of Science and Technology, Irbid, Jordan","institution_ids":["https://openalex.org/I156983542"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I156983542"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.36865711,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"5","issue":"1","first_page":"61","last_page":"74"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.8305088877677917},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8111853003501892},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.8092877864837646},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8047109842300415},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.7307464480400085},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5740235447883606},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3655301034450531},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34920260310173035}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.8305088877677917},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8111853003501892},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.8092877864837646},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8047109842300415},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.7307464480400085},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5740235447883606},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3655301034450531},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34920260310173035},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.4018/ijertcs.2014010104","is_oa":false,"landing_page_url":"https://doi.org/10.4018/ijertcs.2014010104","pdf_url":null,"source":{"id":"https://openalex.org/S172929737","display_name":"International Journal of Embedded and Real-Time Communication Systems","issn_l":"1947-3176","issn":["1947-3176","1947-3184"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320424","host_organization_name":"IGI Global","host_organization_lineage":["https://openalex.org/P4310320424"],"host_organization_lineage_names":["IGI Global"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Embedded and Real-Time Communication Systems","raw_type":"journal-article"},{"id":"pmh:oai:RePEc:igg:jertcs:v:5:y:2014:i:1:p:61-74","is_oa":false,"landing_page_url":"http://services.igi-global.com/resolvedoi/resolve.aspx?doi=10.4018/ijertcs.2014010104","pdf_url":null,"source":{"id":"https://openalex.org/S4306401271","display_name":"RePEc: Research Papers in Economics","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I77793887","host_organization_name":"Federal Reserve Bank of St. Louis","host_organization_lineage":["https://openalex.org/I77793887"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1978662529","https://openalex.org/W2031235329","https://openalex.org/W2064486455","https://openalex.org/W2093234962","https://openalex.org/W2096968694","https://openalex.org/W2105311743","https://openalex.org/W2130408605","https://openalex.org/W2155764480","https://openalex.org/W2159444241","https://openalex.org/W2161115325","https://openalex.org/W2178304631","https://openalex.org/W2465409697","https://openalex.org/W2545500460","https://openalex.org/W3146332461"],"related_works":["https://openalex.org/W2083794993","https://openalex.org/W4379115841","https://openalex.org/W1511772879","https://openalex.org/W3170750609","https://openalex.org/W2979471250","https://openalex.org/W2127898439","https://openalex.org/W2186315912","https://openalex.org/W2098397451","https://openalex.org/W2248125223","https://openalex.org/W3195664246"],"abstract_inverted_index":{"OpenSPARC":[0,34,45,126],"is":[1],"the":[2,20,33,59,62,74,92,109,116,134,151],"only":[3],"64-bit":[4],"Chip":[5],"Multi-Threaded":[6],"(CMT)":[7],"processor":[8,93,100],"that":[9],"has":[10],"ever":[11],"been":[12],"made":[13],"open-source":[14],"and":[15,27,31,40,61,84,127,162],"non-proprietary.":[16],"In":[17],"this":[18],"paper,":[19],"authors":[21],"present":[22,38],"an":[23],"FPGA-based":[24],"embedded":[25],"system":[26],"methodology":[28],"for":[29,44,81,125],"prototyping":[30],"validating":[32],"processor.":[35],"They":[36],"also":[37],"synthesis":[39,123],"performance":[41,130,161],"evaluation":[42],"results":[43,124,142],"on":[46,58,131,160],"a":[47,154],"Virtex-5":[48,105],"FPGA":[49,89,122,132],"platform.":[50],"Light":[51],"version":[52],"of":[53,91,111,153],"OpenSolaris":[54],"was":[55,70,79],"successfully":[56],"booted":[57],"platform,":[60],"High":[63],"Performance":[64],"Embedded":[65],"Computing":[66],"(HPEC)":[67],"benchmark":[68],"suite":[69,78],"used":[71,80],"to":[72,119],"evaluate":[73,128],"performance.":[75],"Xilinx":[76],"ISE":[77],"synthesis,":[82],"implementation,":[83],"chip":[85],"programming.":[86],"The":[87,98],"down-scaled":[88],"implementation":[90],"runs":[94],"at":[95],"81.3":[96],"MHz.":[97],"whole":[99],"would":[101],"require":[102],"about":[103],"176453":[104],"logic":[106],"slices.":[107],"To":[108],"best":[110],"their":[112],"knowledge,":[113],"they":[114],"are":[115],"first":[117],"researchers":[118,138],"report":[120],"detailed":[121],"its":[129],"using":[133],"HPEC":[135],"benchmarks.":[136],"Other":[137],"may":[139],"find":[140],"these":[141],"useful":[143],"when":[144],"comparing":[145],"with":[146],"other":[147],"processors":[148],"or":[149,158],"studying":[150],"impact":[152],"certain":[155],"design":[156],"change":[157],"addition":[159],"cost.":[163]},"counts_by_year":[],"updated_date":"2026-06-11T06:19:23.411458","created_date":"2025-10-10T00:00:00"}