{"id":"https://openalex.org/W2325779106","doi":"https://doi.org/10.4018/ijbdcn.2015010104","title":"A Novel Approach to Design a 4-Bit Binary Comparator Circuit with Reversible Logic using CDSM Gate","display_name":"A Novel Approach to Design a 4-Bit Binary Comparator Circuit with Reversible Logic using CDSM Gate","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W2325779106","doi":"https://doi.org/10.4018/ijbdcn.2015010104","mag":"2325779106"},"language":"en","primary_location":{"id":"doi:10.4018/ijbdcn.2015010104","is_oa":false,"landing_page_url":"https://doi.org/10.4018/ijbdcn.2015010104","pdf_url":null,"source":{"id":"https://openalex.org/S108454011","display_name":"International Journal of Business Data Communications and Networking","issn_l":"1548-0631","issn":["1548-0631","1548-064X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320424","host_organization_name":"IGI Global","host_organization_lineage":["https://openalex.org/P4310320424"],"host_organization_lineage_names":["IGI Global"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Business Data Communications and Networking","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059498373","display_name":"Vandana Shukla","orcid":"https://orcid.org/0000-0002-0523-1540"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Vandana Shukla","raw_affiliation_strings":["Amity School of Engineering and Technology, Amity University Lucknow Campus, Lucknow, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Amity School of Engineering and Technology, Amity University Lucknow Campus, Lucknow, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101986367","display_name":"O. P. Singh","orcid":"https://orcid.org/0000-0002-9946-4141"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"O. P. Singh","raw_affiliation_strings":["Amity School of Engineering and Technology, Amity University Lucknow Campus, Lucknow, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Amity School of Engineering and Technology, Amity University Lucknow Campus, Lucknow, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086813280","display_name":"G. R. Mishra","orcid":"https://orcid.org/0000-0003-1211-3558"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"G. R. Mishra","raw_affiliation_strings":["Amity School of Engineering and Technology, Amity University Lucknow Campus, Lucknow, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Amity School of Engineering and Technology, Amity University Lucknow Campus, Lucknow, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006905292","display_name":"Raj K. Tiwari","orcid":"https://orcid.org/0000-0001-7373-4679"},"institutions":[{"id":"https://openalex.org/I1337315214","display_name":"Dr. Ram Manohar Lohia Avadh University","ror":"https://ror.org/02797hn66","country_code":"IN","type":"education","lineage":["https://openalex.org/I1337315214"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"R. K. Tiwari","raw_affiliation_strings":["Department of Physics and Electronics, Dr. Ram Manohar Lohia Avadh University, Faizabad, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Physics and Electronics, Dr. Ram Manohar Lohia Avadh University, Faizabad, India","institution_ids":["https://openalex.org/I1337315214"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11975934,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"11","issue":"1","first_page":"36","last_page":"49"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9930999875068665,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.7956099510192871},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7210080623626709},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6453650593757629},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5872044563293457},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5325385928153992},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.48297491669654846},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.456204891204834},{"id":"https://openalex.org/keywords/and-gate","display_name":"AND gate","score":0.4515969157218933},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.45093002915382385},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4188610315322876},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4187312722206116},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3160226345062256},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3024158477783203},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1623612344264984},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09763014316558838}],"concepts":[{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.7956099510192871},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7210080623626709},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6453650593757629},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5872044563293457},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5325385928153992},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.48297491669654846},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.456204891204834},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.4515969157218933},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.45093002915382385},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4188610315322876},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4187312722206116},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3160226345062256},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3024158477783203},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1623612344264984},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09763014316558838},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.4018/ijbdcn.2015010104","is_oa":false,"landing_page_url":"https://doi.org/10.4018/ijbdcn.2015010104","pdf_url":null,"source":{"id":"https://openalex.org/S108454011","display_name":"International Journal of Business Data Communications and Networking","issn_l":"1548-0631","issn":["1548-0631","1548-064X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320424","host_organization_name":"IGI Global","host_organization_lineage":["https://openalex.org/P4310320424"],"host_organization_lineage_names":["IGI Global"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Business Data Communications and Networking","raw_type":"journal-article"},{"id":"pmh:oai:RePEc:igg:jbdcn0:v:11:y:2015:i:1:p:36-49","is_oa":false,"landing_page_url":"http://services.igi-global.com/resolvedoi/resolve.aspx?doi=10.4018/IJBDCN.2015010104","pdf_url":null,"source":{"id":"https://openalex.org/S4306401271","display_name":"RePEc: Research Papers in Economics","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I77793887","host_organization_name":"Federal Reserve Bank of St. Louis","host_organization_lineage":["https://openalex.org/I77793887"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4399999976158142,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W83476284","https://openalex.org/W93437325","https://openalex.org/W1520189359","https://openalex.org/W1528493849","https://openalex.org/W1543067666","https://openalex.org/W1964076093","https://openalex.org/W1965854837","https://openalex.org/W2003989103","https://openalex.org/W2037753698","https://openalex.org/W2042547935","https://openalex.org/W2059041305","https://openalex.org/W2066874930","https://openalex.org/W2069684819","https://openalex.org/W2098419840","https://openalex.org/W2105259569","https://openalex.org/W2120475651","https://openalex.org/W2124236732","https://openalex.org/W2137760991","https://openalex.org/W2154345023","https://openalex.org/W2159848982","https://openalex.org/W2185876773","https://openalex.org/W2912318510","https://openalex.org/W3103107255","https://openalex.org/W3203992401","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W659242671","https://openalex.org/W3152981811","https://openalex.org/W2373127312","https://openalex.org/W378890350","https://openalex.org/W2098419840","https://openalex.org/W2006221630","https://openalex.org/W1980349267","https://openalex.org/W2977477462","https://openalex.org/W2063209251","https://openalex.org/W24944685"],"abstract_inverted_index":{"In":[0],"the":[1,7,13,23,53,65,68,76,88,121,180],"recent":[2],"scenario":[3],"of":[4,50,55,64,70,78,134,182],"microelectronic":[5],"industry,":[6],"reversible":[8,56,81,94,168],"logic":[9,82,169],"is":[10,106,116],"considered":[11],"as":[12,97,118,131,153,173],"burgeonic":[14],"technology":[15],"for":[16,67,179],"digital":[17,27,184],"circuit":[18],"designing.":[19],"It":[20],"deals":[21],"with":[22,29,52,75,100],"aim":[24],"to":[25,108,120],"generate":[26],"circuits":[28,162,166],"zero":[30],"power":[31,38,72,176],"loss":[32,73,177],"characteristics.":[33],"Optical":[34],"computing,":[35],"Nanotechnology,":[36],"Low":[37],"CMOS":[39],"design":[40,109],"and":[41,141,160],"Digital":[42],"Signal":[43],"Processing":[44,157],"(DSP)":[45],"processors":[46],"are":[47,145],"leading":[48],"areas":[49],"development":[51,181],"concept":[54],"logic.":[57],"Researchers":[58],"have":[59,90],"already":[60],"proposed":[61,91],"various":[62,149],"subsystems":[63],"computer":[66],"creation":[69],"low":[71,175],"devices":[74],"help":[77],"numerous":[79],"available":[80],"gates.":[83],"Here":[84],"in":[85,148],"this":[86],"paper,":[87],"authors":[89],"a":[92,174],"new":[93],"gate":[95,99,105],"named":[96],"CDSM":[98,104],"4\u00d74":[101],"size.":[102],"This":[103],"used":[107,147],"optimized":[110],"4-bit":[111],"binary":[112],"comparator.":[113],"The":[114,164],"optimization":[115],"improved":[117,183],"compared":[119],"existing":[122],"designs":[123],"based":[124],"on":[125],"some":[126],"significant":[127],"performance":[128],"parameters":[129],"such":[130,152],"total":[132],"number":[133],"gates,":[135],"garbage":[136],"outputs":[137],"generated,":[138],"constant":[139],"inputs":[140],"quantum":[142],"cost.":[143],"Comparators":[144],"widely":[146],"computing":[150],"applications":[151],"counters,":[154],"convertor,":[155],"Central":[156],"Unit":[158],"(CPU)":[159],"control":[161],"etc.":[163],"comparator":[165],"using":[167],"can":[170],"be":[171],"visualized":[172],"subsystem":[178],"systems.":[185]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}