{"id":"https://openalex.org/W3014546279","doi":"https://doi.org/10.3906/elk-1903-122","title":"A modified relay-race algorithm for floorplanning in PCB and IC design","display_name":"A modified relay-race algorithm for floorplanning in PCB and IC design","publication_year":2019,"publication_date":"2019-11-26","ids":{"openalex":"https://openalex.org/W3014546279","doi":"https://doi.org/10.3906/elk-1903-122","mag":"3014546279"},"language":"en","primary_location":{"id":"doi:10.3906/elk-1903-122","is_oa":false,"landing_page_url":"https://doi.org/10.3906/elk-1903-122","pdf_url":null,"source":{"id":"https://openalex.org/S32837994","display_name":"TURKISH JOURNAL OF ELECTRICAL ENGINEERING & COMPUTER SCIENCES","issn_l":"1300-0632","issn":["1300-0632","1303-6203"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310318422","host_organization_name":"Scientific and Technological Research Council of Turkey (TUBITAK)","host_organization_lineage":["https://openalex.org/P4310318422"],"host_organization_lineage_names":["Scientific and Technological Research Council of Turkey (TUBITAK)"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"TURKISH JOURNAL OF ELECTRICAL ENGINEERING & COMPUTER SCIENCES","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026802099","display_name":"Mert VATANSEVER","orcid":"https://orcid.org/0000-0003-1353-2105"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Mert VATANSEVER","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5041703213","display_name":"Fa\u00edk Ba\u015fkaya","orcid":"https://orcid.org/0000-0001-6743-3992"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Faik BA\u015eKAYA","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5026802099"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.18049644,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"28","issue":"2","first_page":"679","last_page":"692"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9674549102783203},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.7842782735824585},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.6162497401237488},{"id":"https://openalex.org/keywords/relay","display_name":"Relay","score":0.5862540602684021},{"id":"https://openalex.org/keywords/genetic-algorithm","display_name":"Genetic algorithm","score":0.517361581325531},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5044845342636108},{"id":"https://openalex.org/keywords/slicing","display_name":"Slicing","score":0.437637597322464},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.42621034383773804},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.4164401590824127},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3914952278137207},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3091416358947754},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.27273255586624146}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9674549102783203},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.7842782735824585},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.6162497401237488},{"id":"https://openalex.org/C2778156585","wikidata":"https://www.wikidata.org/wiki/Q174053","display_name":"Relay","level":3,"score":0.5862540602684021},{"id":"https://openalex.org/C8880873","wikidata":"https://www.wikidata.org/wiki/Q187787","display_name":"Genetic algorithm","level":2,"score":0.517361581325531},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5044845342636108},{"id":"https://openalex.org/C2776190703","wikidata":"https://www.wikidata.org/wiki/Q488148","display_name":"Slicing","level":2,"score":0.437637597322464},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.42621034383773804},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.4164401590824127},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3914952278137207},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3091416358947754},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.27273255586624146},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.3906/elk-1903-122","is_oa":false,"landing_page_url":"https://doi.org/10.3906/elk-1903-122","pdf_url":null,"source":{"id":"https://openalex.org/S32837994","display_name":"TURKISH JOURNAL OF ELECTRICAL ENGINEERING & COMPUTER SCIENCES","issn_l":"1300-0632","issn":["1300-0632","1303-6203"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310318422","host_organization_name":"Scientific and Technological Research Council of Turkey (TUBITAK)","host_organization_lineage":["https://openalex.org/P4310318422"],"host_organization_lineage_names":["Scientific and Technological Research Council of Turkey (TUBITAK)"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"TURKISH JOURNAL OF ELECTRICAL ENGINEERING & COMPUTER SCIENCES","raw_type":"journal-article"},{"id":"pmh:oai:dergipark.org.tr:article/725056","is_oa":false,"landing_page_url":"https://dergipark.org.tr/tr/pub/tbtkelektrik/issue/53851/725056","pdf_url":null,"source":{"id":"https://openalex.org/S4306401840","display_name":"DergiPark (Istanbul University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67581229","host_organization_name":"Istanbul University","host_organization_lineage":["https://openalex.org/I67581229"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"\\n                                                                    Volume: 28, Issue: 2\\n                                                                                                    679-692\\n                                                                \\n                            ","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6600000262260437,"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2157271968","https://openalex.org/W2158448234","https://openalex.org/W2004655383","https://openalex.org/W4256007160","https://openalex.org/W1984375234","https://openalex.org/W4205135025","https://openalex.org/W2094042791","https://openalex.org/W3153286430","https://openalex.org/W1535529518","https://openalex.org/W2005457717"],"abstract_inverted_index":{"Floorplanning":[0],"is":[1,36,59,81,130],"a":[2,28,124],"fundamental":[3],"design":[4,9],"step":[5],"in":[6,91],"the":[7,22,33,42,45,56,68,92,105,110,134],"physical":[8],"of":[10,24,31,44,53,67],"printed":[11],"circuit":[12],"boards":[13],"(PCBs)":[14],"and":[15,41,65,109,145,156],"integrated":[16],"circuits":[17],"(ICs),":[18],"as":[19,101],"it":[20],"handles":[21],"complexity":[23],"layout":[25],"design.":[26],"From":[27],"computational":[29],"point":[30],"view,":[32],"floorplanning":[34,69,73],"problem":[35],"an":[37,60],"NP":[38],"hard":[39],"problem,":[40],"size":[43],"search":[46,95],"space":[47,80],"grows":[48],"exponentially":[49],"with":[50,118,153],"increasing":[51],"numbers":[52],"modules.":[54],"Thus,":[55],"algorithm":[57,107,113,128],"used":[58,117],"essential":[61],"factor":[62],"for":[63,148],"speed":[64],"quality":[66,144],"process.":[70],"Although":[71],"polynomial-time":[72],"algorithms":[74,99],"can":[75,115],"be":[76,116],"implemented":[77],"when":[78,151],"solution":[79,143],"limited":[82],"to":[83],"slicing":[84],"floorplans,":[85],"optimal":[86],"solutions":[87],"often":[88],"exist":[89],"only":[90],"nonslicing":[93,119],"floorplan":[94],"space.":[96],"Various":[97],"stochastic":[98],"such":[100],"simulated":[102],"annealing":[103],"(SA),":[104],"genetic":[106],"(GA),":[108],"relay":[111,126],"race":[112,127],"(RRA)":[114],"floorplans.":[120],"In":[121],"this":[122],"paper,":[123],"modified":[125],"(MRRA)":[129],"proposed.":[131],"Based":[132],"on":[133],"experimental":[135],"results":[136],"utilizing":[137],"MCNC":[138],"benchmarks,":[139],"MRRA":[140],"improved":[141],"both":[142],"run":[146],"time":[147],"area":[149],"optimization":[150],"compared":[152],"SA,":[154],"GA,":[155],"RRA.":[157]},"counts_by_year":[{"year":2024,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}