{"id":"https://openalex.org/W2620951937","doi":"https://doi.org/10.3906/elk-1506-51","title":"Performance analysis and optimization of cluster-based mesh FPGA architectures: design methodology and CAD tool support","display_name":"Performance analysis and optimization of cluster-based mesh FPGA architectures: design methodology and CAD tool support","publication_year":2017,"publication_date":"2017-01-01","ids":{"openalex":"https://openalex.org/W2620951937","doi":"https://doi.org/10.3906/elk-1506-51","mag":"2620951937"},"language":"en","primary_location":{"id":"doi:10.3906/elk-1506-51","is_oa":false,"landing_page_url":"https://doi.org/10.3906/elk-1506-51","pdf_url":null,"source":{"id":"https://openalex.org/S32837994","display_name":"TURKISH JOURNAL OF ELECTRICAL ENGINEERING & COMPUTER SCIENCES","issn_l":"1300-0632","issn":["1300-0632","1303-6203"],"is_oa":false,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310318422","host_organization_name":"Scientific and Technological Research Council of Turkey (TUBITAK)","host_organization_lineage":["https://openalex.org/P4310318422"],"host_organization_lineage_names":["Scientific and Technological Research Council of Turkey (TUBITAK)"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"TURKISH JOURNAL OF ELECTRICAL ENGINEERING & COMPUTER SCIENCES","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024841287","display_name":"Sonda Chtourou","orcid":"https://orcid.org/0000-0001-5669-242X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sonda CHTOUROU","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111822030","display_name":"Zied Marrakchi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zied MARRAKCHI","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040282351","display_name":"Emna Amouri","orcid":"https://orcid.org/0000-0003-2107-3658"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Emna AMOURI","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044271464","display_name":"Vinod Pangracious","orcid":"https://orcid.org/0000-0002-4240-6610"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Vinod PANGRACIOUS","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026522015","display_name":"Mohamed Abid","orcid":"https://orcid.org/0000-0001-7409-292X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mohamed ABID","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5108405631","display_name":"Habib Mehrez","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Habib MEHREZ","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05355065,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"25","issue":null,"first_page":"2044","last_page":"2054"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7885346412658691},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7517556548118591},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.689243495464325},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6468055844306946},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5473244190216064},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48067009449005127},{"id":"https://openalex.org/keywords/cluster","display_name":"Cluster (spacecraft)","score":0.4590737819671631},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4124250113964081},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.410351037979126},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3512308895587921},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.3397521376609802},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32808756828308105},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2113533914089203},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08604860305786133},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07750755548477173}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7885346412658691},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7517556548118591},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.689243495464325},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6468055844306946},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5473244190216064},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48067009449005127},{"id":"https://openalex.org/C164866538","wikidata":"https://www.wikidata.org/wiki/Q367351","display_name":"Cluster (spacecraft)","level":2,"score":0.4590737819671631},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4124250113964081},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.410351037979126},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3512308895587921},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.3397521376609802},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32808756828308105},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2113533914089203},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08604860305786133},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07750755548477173},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.3906/elk-1506-51","is_oa":false,"landing_page_url":"https://doi.org/10.3906/elk-1506-51","pdf_url":null,"source":{"id":"https://openalex.org/S32837994","display_name":"TURKISH JOURNAL OF ELECTRICAL ENGINEERING & COMPUTER SCIENCES","issn_l":"1300-0632","issn":["1300-0632","1303-6203"],"is_oa":false,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310318422","host_organization_name":"Scientific and Technological Research Council of Turkey (TUBITAK)","host_organization_lineage":["https://openalex.org/P4310318422"],"host_organization_lineage_names":["Scientific and Technological Research Council of Turkey (TUBITAK)"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"TURKISH JOURNAL OF ELECTRICAL ENGINEERING & COMPUTER SCIENCES","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2347486132","https://openalex.org/W2316789606","https://openalex.org/W2350340797","https://openalex.org/W4293224283","https://openalex.org/W2990962948","https://openalex.org/W2024574431","https://openalex.org/W2117300767","https://openalex.org/W2374017528","https://openalex.org/W4285503609","https://openalex.org/W2126248441"],"abstract_inverted_index":{"Field":[0],"programmable":[1],"gate":[2],"arrays":[3],"(FPGAs)":[4],"have":[5],"become":[6],"an":[7],"attractive":[8],"implementation":[9],"medium":[10],"for":[11],"digital":[12],"circuits.":[13],"FPGA":[14,43,77],"design's":[15],"big":[16],"challenge":[17],"is":[18,114],"to":[19],"find":[20],"a":[21,40,62],"good":[22],"trade-off":[23,134],"between":[24,135],"flexibility":[25],"and":[26,35,47,55,65,85,101,140],"performance":[27,100],"in":[28,78,117],"terms":[29,79,118],"of":[30,67,70,80,119],"power":[31,81,103,136],"dissipation,":[32,82,137],"area":[33,83,138],"density,":[34,84,139],"delay.":[36,86,141],"This":[37],"paper":[38],"presents":[39],"new":[41],"cluster-based":[42,76],"architecture":[44,92,109,127],"combining":[45],"mesh":[46],"hierarchical":[48],"interconnect":[49],"topologies.":[50],"Based":[51],"on":[52,73],"experimental":[53],"method":[54],"benchmarks":[56],"circuit":[57],"implementation,":[58],"this":[59],"work":[60],"provides":[61,97],"detailed":[63],"exploration":[64,88,123],"analyses":[66],"the":[68,74,132],"effect":[69],"cluster":[71,95,112],"functionality":[72],"proposed":[75],"The":[87],"results":[89],"showed":[90,124],"that":[91,108,125],"with":[93,110,128],"high":[94,98],"size":[96,113],"speed":[99],"low":[102],"dissipation.":[104],"We":[105],"noted":[106],"also":[107],"small":[111],"more":[115],"efficient":[116],"area.":[120],"Look-up-table":[121],"(LUT)":[122],"using":[126],"4-input":[129],"LUT":[130],"offers":[131],"best":[133]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}