{"id":"https://openalex.org/W7083811607","doi":"https://doi.org/10.34727/2025/isbn.978-3-85448-084-6_30","title":"Unlocking Hardware Verification with Oracle Guided Synthesis","display_name":"Unlocking Hardware Verification with Oracle Guided Synthesis","publication_year":2025,"publication_date":"2025-01-01","ids":{"openalex":"https://openalex.org/W7083811607","doi":"https://doi.org/10.34727/2025/isbn.978-3-85448-084-6_30"},"language":"en","primary_location":{"id":"pmh:oai:pure.ed.ac.uk:openaire/93a8c5a7-ce9c-432d-81b0-3dde3c01fc05","is_oa":true,"landing_page_url":"https://www.research.ed.ac.uk/en/publications/93a8c5a7-ce9c-432d-81b0-3dde3c01fc05","pdf_url":null,"source":{"id":"https://openalex.org/S4306400321","display_name":"Edinburgh Research Explorer (University of Edinburgh)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I98677209","host_organization_name":"University of Edinburgh","host_organization_lineage":["https://openalex.org/I98677209"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Ye, L, Li, Y, Frankel, G, Cheng, J & Polgreen, E 2025, Unlocking hardware verification with oracle guided synthesis. in A Irfan & D Kaufmann (eds), Proceedings of the 25th Conference on Formal Methods in Computer-Aided Design. Formal Methods in Computer-Aided Design, Vienna, Austria, pp. 235-245, The 25th Conference on Formal Methods in Computer-Aided Design, Menlo Park, California, United States, 6/10/25. https://doi.org/10.34727/2025/isbn.978-3-85448-084-6_30","raw_type":"contributionToPeriodical"},"type":"other","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://www.research.ed.ac.uk/en/publications/93a8c5a7-ce9c-432d-81b0-3dde3c01fc05","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Ye, Leiqi","orcid":"https://orcid.org/0009-0006-6026-4632"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Ye, Leiqi","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0009-0006-6026-4632","affiliations":[]},{"author_position":"middle","author":{"id":null,"display_name":"Li, Yixuan","orcid":"https://orcid.org/0009-0007-4619-3476"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Li, Yixuan","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0009-0007-4619-3476","affiliations":[]},{"author_position":"middle","author":{"id":null,"display_name":"frankel, guy","orcid":"https://orcid.org/0000-0001-5809-3455"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"frankel, guy","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0001-5809-3455","affiliations":[]},{"author_position":"middle","author":{"id":null,"display_name":"Cheng, Jianyi","orcid":"https://orcid.org/0000-0003-2791-2555"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Cheng, Jianyi","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0003-2791-2555","affiliations":[]},{"author_position":"last","author":{"id":null,"display_name":"Polgreen, Elizabeth","orcid":"https://orcid.org/0000-0001-9032-7661"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Polgreen, Elizabeth","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0001-9032-7661","affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":true,"primary_topic":{"id":"https://openalex.org/T10118","display_name":"SARS-CoV-2 and COVID-19 Research","score":0.5813999772071838,"subfield":{"id":"https://openalex.org/subfields/2725","display_name":"Infectious Diseases"},"field":{"id":"https://openalex.org/fields/27","display_name":"Medicine"},"domain":{"id":"https://openalex.org/domains/4","display_name":"Health Sciences"}},"topics":[{"id":"https://openalex.org/T10118","display_name":"SARS-CoV-2 and COVID-19 Research","score":0.5813999772071838,"subfield":{"id":"https://openalex.org/subfields/2725","display_name":"Infectious Diseases"},"field":{"id":"https://openalex.org/fields/27","display_name":"Medicine"},"domain":{"id":"https://openalex.org/domains/4","display_name":"Health Sciences"}},{"id":"https://openalex.org/T10831","display_name":"Cell Adhesion Molecules Research","score":0.24379999935626984,"subfield":{"id":"https://openalex.org/subfields/2723","display_name":"Immunology and Allergy"},"field":{"id":"https://openalex.org/fields/27","display_name":"Medicine"},"domain":{"id":"https://openalex.org/domains/4","display_name":"Health Sciences"}},{"id":"https://openalex.org/T12576","display_name":"vaccines and immunoinformatics approaches","score":0.016499999910593033,"subfield":{"id":"https://openalex.org/subfields/1312","display_name":"Molecular Biology"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.6190999746322632},{"id":"https://openalex.org/keywords/oracle","display_name":"Oracle","score":0.5236999988555908},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.4867999851703644},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.47530001401901245},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.4733000099658966},{"id":"https://openalex.org/keywords/formal-methods","display_name":"Formal methods","score":0.460999995470047},{"id":"https://openalex.org/keywords/counterexample","display_name":"Counterexample","score":0.4140999913215637},{"id":"https://openalex.org/keywords/runtime-verification","display_name":"Runtime verification","score":0.40369999408721924},{"id":"https://openalex.org/keywords/formal-specification","display_name":"Formal specification","score":0.3935999870300293}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7749999761581421},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.6190999746322632},{"id":"https://openalex.org/C55166926","wikidata":"https://www.wikidata.org/wiki/Q2892946","display_name":"Oracle","level":2,"score":0.5236999988555908},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.4867999851703644},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.47530001401901245},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.4733000099658966},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.460999995470047},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.43070000410079956},{"id":"https://openalex.org/C162838799","wikidata":"https://www.wikidata.org/wiki/Q596077","display_name":"Counterexample","level":2,"score":0.4140999913215637},{"id":"https://openalex.org/C202973057","wikidata":"https://www.wikidata.org/wiki/Q7380130","display_name":"Runtime verification","level":3,"score":0.40369999408721924},{"id":"https://openalex.org/C116253237","wikidata":"https://www.wikidata.org/wiki/Q1437424","display_name":"Formal specification","level":2,"score":0.3935999870300293},{"id":"https://openalex.org/C33054407","wikidata":"https://www.wikidata.org/wiki/Q6504747","display_name":"Software verification","level":5,"score":0.38679999113082886},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.3788999915122986},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3675000071525574},{"id":"https://openalex.org/C142284323","wikidata":"https://www.wikidata.org/wiki/Q7921323","display_name":"Verification","level":5,"score":0.3635999858379364},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3472999930381775},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.3463999927043915},{"id":"https://openalex.org/C198531522","wikidata":"https://www.wikidata.org/wiki/Q485146","display_name":"Sample (material)","level":2,"score":0.34139999747276306},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.3321000039577484},{"id":"https://openalex.org/C2779530757","wikidata":"https://www.wikidata.org/wiki/Q1207505","display_name":"Quality (philosophy)","level":2,"score":0.32109999656677246},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.32089999318122864},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.31369999051094055},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.30399999022483826},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.2800999879837036},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.2745000123977661},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.2689000070095062},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.2653999924659729},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.26409998536109924},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.25369998812675476},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.25029999017715454}],"mesh":[],"locations_count":3,"locations":[{"id":"pmh:oai:pure.ed.ac.uk:openaire/93a8c5a7-ce9c-432d-81b0-3dde3c01fc05","is_oa":true,"landing_page_url":"https://www.research.ed.ac.uk/en/publications/93a8c5a7-ce9c-432d-81b0-3dde3c01fc05","pdf_url":null,"source":{"id":"https://openalex.org/S4306400321","display_name":"Edinburgh Research Explorer (University of Edinburgh)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I98677209","host_organization_name":"University of Edinburgh","host_organization_lineage":["https://openalex.org/I98677209"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Ye, L, Li, Y, Frankel, G, Cheng, J & Polgreen, E 2025, Unlocking hardware verification with oracle guided synthesis. in A Irfan & D Kaufmann (eds), Proceedings of the 25th Conference on Formal Methods in Computer-Aided Design. Formal Methods in Computer-Aided Design, Vienna, Austria, pp. 235-245, The 25th Conference on Formal Methods in Computer-Aided Design, Menlo Park, California, United States, 6/10/25. https://doi.org/10.34727/2025/isbn.978-3-85448-084-6_30","raw_type":"contributionToPeriodical"},{"id":"pmh:oai:pure.ed.ac.uk:publications/93a8c5a7-ce9c-432d-81b0-3dde3c01fc05","is_oa":true,"landing_page_url":"https://hdl.handle.net/20.500.11820/93a8c5a7-ce9c-432d-81b0-3dde3c01fc05","pdf_url":null,"source":{"id":"https://openalex.org/S4306400321","display_name":"Edinburgh Research Explorer (University of Edinburgh)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I98677209","host_organization_name":"University of Edinburgh","host_organization_lineage":["https://openalex.org/I98677209"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Ye, L, Li, Y, Frankel, G, Cheng, J & Polgreen, E 2025, Unlocking hardware verification with oracle guided synthesis. in A Irfan & D Kaufmann (eds), Proceedings of the 25th Conference on Formal Methods in Computer-Aided Design. Formal Methods in Computer-Aided Design, Vienna, Austria, pp. 235-245, The 25th Conference on Formal Methods in Computer-Aided Design, Menlo Park, California, United States, 6/10/25. https://doi.org/10.34727/2025/isbn.978-3-85448-084-6_30","raw_type":"contributionToPeriodical"},{"id":"doi:10.34727/2025/isbn.978-3-85448-084-6_30","is_oa":true,"landing_page_url":"https://doi.org/10.34727/2025/isbn.978-3-85448-084-6_30","pdf_url":null,"source":{"id":"https://openalex.org/S4306400493","display_name":"reposiTUm (TU Wien)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I145847075","host_organization_name":"TU Wien","host_organization_lineage":["https://openalex.org/I145847075"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"pmh:oai:pure.ed.ac.uk:openaire/93a8c5a7-ce9c-432d-81b0-3dde3c01fc05","is_oa":true,"landing_page_url":"https://www.research.ed.ac.uk/en/publications/93a8c5a7-ce9c-432d-81b0-3dde3c01fc05","pdf_url":null,"source":{"id":"https://openalex.org/S4306400321","display_name":"Edinburgh Research Explorer (University of Edinburgh)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I98677209","host_organization_name":"University of Edinburgh","host_organization_lineage":["https://openalex.org/I98677209"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Ye, L, Li, Y, Frankel, G, Cheng, J & Polgreen, E 2025, Unlocking hardware verification with oracle guided synthesis. in A Irfan & D Kaufmann (eds), Proceedings of the 25th Conference on Formal Methods in Computer-Aided Design. Formal Methods in Computer-Aided Design, Vienna, Austria, pp. 235-245, The 25th Conference on Formal Methods in Computer-Aided Design, Menlo Park, California, United States, 6/10/25. https://doi.org/10.34727/2025/isbn.978-3-85448-084-6_30","raw_type":"contributionToPeriodical"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Hardware":[0],"verification":[1,21],"is":[2,64,71],"essential":[3],"to":[4,28,35,49,90,100],"ensure":[5],"that":[6,65,86,117],"hardware":[7,128],"designs":[8],"meet":[9],"their":[10],"design":[11],"specifications":[12,52,70,92,102,118],"and":[13,46,97,115],"function":[14],"as":[15],"intended.":[16],"However,":[17],"use":[18],"of":[19,62,68,76,127],"formal":[20,30],"requires":[22],"extensive":[23],"manual":[24,38],"work":[25],"in":[26],"order":[27],"write":[29],"specifications.":[31],"Specification":[32],"mining":[33],"aims":[34],"alleviate":[36],"this":[37,63,80],"burden,":[39],"with":[40],"conventional":[41],"techniques":[42],"using":[43,95],"statistical":[44],"methods":[45],"pattern":[47],"matching":[48],"generate":[50,91],"likely":[51],"from":[53,57],"sample":[54],"execution":[55],"traces":[56],"the":[58,66,69,74,77],"hardware.":[59],"A":[60],"limitation":[61],"quality":[67,75],"determined":[72],"by":[73,120],"traces.":[78,106],"In":[79],"paper,":[81],"we":[82],"present":[83],"an":[84],"approach":[85,110],"uses":[87],"oracle-guided":[88],"synthesis":[89],"for":[93],"hardware,":[94],"counterexamples":[96],"negative":[98],"examples":[99],"refine":[101],"generated":[103,119],"based":[104],"on":[105,111],"We":[107],"evaluate":[108],"our":[109,121],"real-world":[112],"Verilog":[113],"benchmarks":[114],"demonstrate":[116],"tool":[122],"can":[123],"detect":[124],"high":[125],"proportions":[126],"mutations.":[129]},"counts_by_year":[],"updated_date":"2026-05-07T13:39:58.223016","created_date":"2025-10-10T00:00:00"}