{"id":"https://openalex.org/W7125291394","doi":"https://doi.org/10.3390/data11010023","title":"A Reproducible FPGA\u2013ADC Synchronization Architecture for High-Speed Data Acquisition","display_name":"A Reproducible FPGA\u2013ADC Synchronization Architecture for High-Speed Data Acquisition","publication_year":2026,"publication_date":"2026-01-21","ids":{"openalex":"https://openalex.org/W7125291394","doi":"https://doi.org/10.3390/data11010023"},"language":"en","primary_location":{"id":"doi:10.3390/data11010023","is_oa":true,"landing_page_url":"https://doi.org/10.3390/data11010023","pdf_url":null,"source":{"id":"https://openalex.org/S4210226510","display_name":"Data","issn_l":"2306-5729","issn":["2306-5729"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310310987","host_organization_name":"Multidisciplinary Digital Publishing Institute","host_organization_lineage":["https://openalex.org/P4310310987"],"host_organization_lineage_names":["Multidisciplinary Digital Publishing Institute"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Data","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.3390/data11010023","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5123452635","display_name":"Van Muoi Ngo","orcid":null},"institutions":[{"id":"https://openalex.org/I94518387","display_name":"Hanoi University of Science and Technology","ror":"https://ror.org/04nyv3z04","country_code":"VN","type":"education","lineage":["https://openalex.org/I94518387"]}],"countries":["VN"],"is_corresponding":true,"raw_author_name":"Van Muoi Ngo","raw_affiliation_strings":["Laboratory of Precision Engineering and Smart Measurement, School of Mechanical Engineering, Hanoi University of Science and Technology, Hanoi 100000, Vietnam"],"affiliations":[{"raw_affiliation_string":"Laboratory of Precision Engineering and Smart Measurement, School of Mechanical Engineering, Hanoi University of Science and Technology, Hanoi 100000, Vietnam","institution_ids":["https://openalex.org/I94518387"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5123470772","display_name":"Thanh Dong Nguyen","orcid":null},"institutions":[{"id":"https://openalex.org/I94518387","display_name":"Hanoi University of Science and Technology","ror":"https://ror.org/04nyv3z04","country_code":"VN","type":"education","lineage":["https://openalex.org/I94518387"]}],"countries":["VN"],"is_corresponding":false,"raw_author_name":"Thanh Dong Nguyen","raw_affiliation_strings":["Laboratory of Precision Engineering and Smart Measurement, School of Mechanical Engineering, Hanoi University of Science and Technology, Hanoi 100000, Vietnam"],"affiliations":[{"raw_affiliation_string":"Laboratory of Precision Engineering and Smart Measurement, School of Mechanical Engineering, Hanoi University of Science and Technology, Hanoi 100000, Vietnam","institution_ids":["https://openalex.org/I94518387"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5123452635"],"corresponding_institution_ids":["https://openalex.org/I94518387"],"apc_list":{"value":1600,"currency":"CHF","value_usd":1732},"apc_paid":{"value":1600,"currency":"CHF","value_usd":1732},"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13374451,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"11","issue":"1","first_page":"23","last_page":"23"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12216","display_name":"Network Time Synchronization Technologies","score":0.2632000148296356,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12216","display_name":"Network Time Synchronization Technologies","score":0.2632000148296356,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.18799999356269836,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.1298000067472458,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/data-acquisition","display_name":"Data acquisition","score":0.7477999925613403},{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.6690999865531921},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6682999730110168},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.6284999847412109},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.46369999647140503},{"id":"https://openalex.org/keywords/data-synchronization","display_name":"Data synchronization","score":0.4162999987602234},{"id":"https://openalex.org/keywords/synchronizer","display_name":"Synchronizer","score":0.37540000677108765},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.36329999566078186},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.3400999903678894}],"concepts":[{"id":"https://openalex.org/C163985040","wikidata":"https://www.wikidata.org/wiki/Q1172399","display_name":"Data acquisition","level":2,"score":0.7477999925613403},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6880000233650208},{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.6690999865531921},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6682999730110168},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.6284999847412109},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5214999914169312},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.46369999647140503},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.42809998989105225},{"id":"https://openalex.org/C108734733","wikidata":"https://www.wikidata.org/wiki/Q1172333","display_name":"Data synchronization","level":3,"score":0.4162999987602234},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4122999906539917},{"id":"https://openalex.org/C66727535","wikidata":"https://www.wikidata.org/wiki/Q7662199","display_name":"Synchronizer","level":2,"score":0.37540000677108765},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.36329999566078186},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.3400999903678894},{"id":"https://openalex.org/C178317062","wikidata":"https://www.wikidata.org/wiki/Q5477933","display_name":"Frame synchronization","level":4,"score":0.33500000834465027},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.3328999876976013},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.32409998774528503},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.3111000061035156},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.3091999888420105},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.30790001153945923},{"id":"https://openalex.org/C33762810","wikidata":"https://www.wikidata.org/wiki/Q461671","display_name":"Data integrity","level":2,"score":0.3050999939441681},{"id":"https://openalex.org/C195766429","wikidata":"https://www.wikidata.org/wiki/Q394","display_name":"Metrology","level":2,"score":0.28949999809265137},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.28780001401901245},{"id":"https://openalex.org/C65595194","wikidata":"https://www.wikidata.org/wiki/Q1000863","display_name":"Master clock","level":4,"score":0.2791999876499176},{"id":"https://openalex.org/C172849965","wikidata":"https://www.wikidata.org/wiki/Q3148875","display_name":"Reference frame","level":3,"score":0.27790001034736633},{"id":"https://openalex.org/C55282118","wikidata":"https://www.wikidata.org/wiki/Q252683","display_name":"Snapshot (computer storage)","level":2,"score":0.2754000127315521},{"id":"https://openalex.org/C118530786","wikidata":"https://www.wikidata.org/wiki/Q1134732","display_name":"Instrumentation (computer programming)","level":2,"score":0.2732999920845032},{"id":"https://openalex.org/C529754248","wikidata":"https://www.wikidata.org/wiki/Q1054772","display_name":"Data recovery","level":2,"score":0.26190000772476196},{"id":"https://openalex.org/C171051901","wikidata":"https://www.wikidata.org/wiki/Q2389679","display_name":"Self-clocking signal","level":5,"score":0.26080000400543213},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.25220000743865967},{"id":"https://openalex.org/C557945733","wikidata":"https://www.wikidata.org/wiki/Q389772","display_name":"Data transmission","level":2,"score":0.25040000677108765}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.3390/data11010023","is_oa":true,"landing_page_url":"https://doi.org/10.3390/data11010023","pdf_url":null,"source":{"id":"https://openalex.org/S4210226510","display_name":"Data","issn_l":"2306-5729","issn":["2306-5729"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310310987","host_organization_name":"Multidisciplinary Digital Publishing Institute","host_organization_lineage":["https://openalex.org/P4310310987"],"host_organization_lineage_names":["Multidisciplinary Digital Publishing Institute"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Data","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:a81c95c7cb6f42bf91c4b2e23036c2f9","is_oa":true,"landing_page_url":"https://doaj.org/article/a81c95c7cb6f42bf91c4b2e23036c2f9","pdf_url":null,"source":{"id":"https://openalex.org/S112646816","display_name":"SHILAP Revista de lepidopterolog\u00eda","issn_l":"0300-5267","issn":["0300-5267","2340-4078"],"is_oa":true,"is_in_doaj":true,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Data, Vol 11, Iss 1, p 23 (2026)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.3390/data11010023","is_oa":true,"landing_page_url":"https://doi.org/10.3390/data11010023","pdf_url":null,"source":{"id":"https://openalex.org/S4210226510","display_name":"Data","issn_l":"2306-5729","issn":["2306-5729"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310310987","host_organization_name":"Multidisciplinary Digital Publishing Institute","host_organization_lineage":["https://openalex.org/P4310310987"],"host_organization_lineage_names":["Multidisciplinary Digital Publishing Institute"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Data","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4392133057117462,"display_name":"Industry, innovation and infrastructure"}],"awards":[{"id":"https://openalex.org/G5105369888","display_name":null,"funder_award_id":"T2024-PC-029","funder_id":"https://openalex.org/F4320319125","funder_display_name":"Tr\u01b0\u1eddng \u0110\u1ea1i h\u1ecdc B\u00e1ch Khoa H\u00e0 N\u1ed9i"}],"funders":[{"id":"https://openalex.org/F4320319125","display_name":"Tr\u01b0\u1eddng \u0110\u1ea1i h\u1ecdc B\u00e1ch Khoa H\u00e0 N\u1ed9i","ror":"https://ror.org/04nyv3z04"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1537660830","https://openalex.org/W1988910606","https://openalex.org/W2139618226","https://openalex.org/W2140150286","https://openalex.org/W2169311939","https://openalex.org/W2897311702","https://openalex.org/W2897589817","https://openalex.org/W2944830953","https://openalex.org/W2947262197","https://openalex.org/W3005818653","https://openalex.org/W3069929278","https://openalex.org/W3131759974","https://openalex.org/W4206262605","https://openalex.org/W4286110963","https://openalex.org/W4293174100","https://openalex.org/W4293196802","https://openalex.org/W4296051962","https://openalex.org/W4362500941","https://openalex.org/W4378979082","https://openalex.org/W4382982229","https://openalex.org/W4388235108","https://openalex.org/W4393494765","https://openalex.org/W4399284673","https://openalex.org/W4401022858","https://openalex.org/W4401981533","https://openalex.org/W4406458092","https://openalex.org/W4410321369"],"related_works":[],"abstract_inverted_index":{"High-speed":[0],"data":[1,45,102,127,228],"acquisition":[2,46,103,168,229],"systems":[3,230],"based":[4],"on":[5,49],"field-programmable":[6],"gate":[7],"arrays":[8],"(FPGAs)":[9],"often":[10],"face":[11],"synchronization":[12,37,113,143],"challenges":[13],"when":[14],"interfacing":[15],"with":[16,152],"commercial":[17],"analog-to-digital":[18],"converters":[19],"(ADCs),":[20],"particularly":[21],"under":[22,232],"constrained":[23],"hardware":[24,234],"routing":[25],"conditions":[26],"and":[27,42,54,60,70,100,126,137,192,220,225],"vendor-specific":[28],"clocking":[29],"assumptions.":[30],"This":[31],"work":[32],"presents":[33],"a":[34,98,117,132,217],"vendor-independent":[35],"FPGA\u2013ADC":[36,108],"architecture":[38,215],"that":[39],"enables":[40],"reliable":[41],"repeatable":[43],"high-speed":[44],"without":[47,79],"relying":[48],"clock-capable":[50],"input":[51,71],"resources.":[52],"Clock":[53],"frame":[55,193],"signals":[56],"are":[57],"internally":[58],"reconstructed":[59],"phase-aligned":[61],"within":[62],"the":[63,80,94,157,161,172,196,206,211],"FPGA":[64,136],"using":[65,131],"mixed-mode":[66],"clock":[67,112,191],"management":[68],"(MMCM)":[69],"serializer/deserializer":[72],"(ISERDES)":[73],"resources,":[74],"enabling":[75],"time-sequential":[76],"phase":[77],"observation":[78],"need":[81],"for":[82,223],"parallel":[83],"snapshot":[84],"or":[85],"delay-line":[86],"structures.":[87],"Rather":[88],"than":[89],"targeting":[90],"absolute":[91],"metrological":[92],"limits,":[93],"proposed":[95,214],"approach":[96],"emphasizes":[97],"reproducible":[99,221],"transparent":[101],"methodology":[104],"applicable":[105],"across":[106],"heterogeneous":[107],"platforms,":[109],"in":[110],"which":[111],"is":[114,169],"treated":[115],"as":[116],"system-level":[118],"design":[119],"parameter":[120],"affecting":[121],"digital":[122],"interface":[123,180],"timing":[124,182],"integrity":[125],"reproducibility.":[128],"Experimental":[129],"validation":[130],"custom":[133],"Kintex-7":[134],"(XC7K325T)":[135],"an":[138],"AFE7225":[139],"ADC":[140],"demonstrates":[141],"stable":[142],"at":[144],"sampling":[145],"rates":[146],"of":[147,160,210],"up":[148],"to":[149],"125":[150],"MS/s,":[151],"frequency-offset":[153],"tolerance":[154],"determined":[155],"by":[156],"phase-tracking":[158],"capability":[159],"internal":[162],"MMCM-based":[163],"alignment":[164],"loop.":[165],"Consistent":[166],"signal":[167],"achieved":[170],"over":[171],"100":[173],"kHz\u201320":[174],"MHz":[175],"frequency":[176],"range.":[177],"The":[178,213],"measured":[179],"level":[181],"uncertainty":[183],"remains":[184],"below":[185],"10":[186],"ps":[187],"RMS,":[188],"confirming":[189],"robust":[190],"alignment.":[194],"Meanwhile,":[195],"observed":[197],"signal-to-noise":[198],"ratio":[199],"(SNR)":[200],"performance,":[201],"exceeding":[202],"80":[203],"dB,":[204],"reflects":[205],"phase\u2013noise-limited":[207],"measurement":[208],"quality":[209],"system.":[212],"provides":[216],"cost-effective,":[218],"scalable,":[219],"solution":[222],"experimental":[224],"research-oriented":[226],"FPGA-based":[227],"operating":[231],"practical":[233],"constraints.":[235]},"counts_by_year":[],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2026-01-22T00:00:00"}