{"id":"https://openalex.org/W2897589817","doi":"https://doi.org/10.3390/computers7040053","title":"Automatic Configurable Hardware Code Generation for Software-Defined Radios","display_name":"Automatic Configurable Hardware Code Generation for Software-Defined Radios","publication_year":2018,"publication_date":"2018-10-19","ids":{"openalex":"https://openalex.org/W2897589817","doi":"https://doi.org/10.3390/computers7040053","mag":"2897589817"},"language":"en","primary_location":{"id":"doi:10.3390/computers7040053","is_oa":true,"landing_page_url":"https://doi.org/10.3390/computers7040053","pdf_url":"https://www.mdpi.com/2073-431X/7/4/53/pdf?version=1541062648","source":{"id":"https://openalex.org/S4210228075","display_name":"Computers","issn_l":"2073-431X","issn":["2073-431X"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310310987","host_organization_name":"Multidisciplinary Digital Publishing Institute","host_organization_lineage":["https://openalex.org/P4310310987"],"host_organization_lineage_names":["Multidisciplinary Digital Publishing Institute"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://www.mdpi.com/2073-431X/7/4/53/pdf?version=1541062648","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011972565","display_name":"Lekhobola Tsoeunyane","orcid":"https://orcid.org/0000-0002-2479-8366"},"institutions":[{"id":"https://openalex.org/I157614274","display_name":"University of Cape Town","ror":"https://ror.org/03p74gp79","country_code":"ZA","type":"education","lineage":["https://openalex.org/I157614274"]}],"countries":["ZA"],"is_corresponding":true,"raw_author_name":"Lekhobola Tsoeunyane","raw_affiliation_strings":["Software Defined Radio Group, Electrical Engineering Department, University of Cape Town, Cape Town 7701, South Africa"],"raw_orcid":"https://orcid.org/0000-0002-2479-8366","affiliations":[{"raw_affiliation_string":"Software Defined Radio Group, Electrical Engineering Department, University of Cape Town, Cape Town 7701, South Africa","institution_ids":["https://openalex.org/I157614274"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007884765","display_name":"Simon Winberg","orcid":"https://orcid.org/0000-0001-5809-2372"},"institutions":[{"id":"https://openalex.org/I157614274","display_name":"University of Cape Town","ror":"https://ror.org/03p74gp79","country_code":"ZA","type":"education","lineage":["https://openalex.org/I157614274"]}],"countries":["ZA"],"is_corresponding":false,"raw_author_name":"Simon Winberg","raw_affiliation_strings":["Software Defined Radio Group, Electrical Engineering Department, University of Cape Town, Cape Town 7701, South Africa"],"raw_orcid":"https://orcid.org/0000-0001-5809-2372","affiliations":[{"raw_affiliation_string":"Software Defined Radio Group, Electrical Engineering Department, University of Cape Town, Cape Town 7701, South Africa","institution_ids":["https://openalex.org/I157614274"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054955461","display_name":"Michael Inggs","orcid":"https://orcid.org/0000-0003-2162-7710"},"institutions":[{"id":"https://openalex.org/I157614274","display_name":"University of Cape Town","ror":"https://ror.org/03p74gp79","country_code":"ZA","type":"education","lineage":["https://openalex.org/I157614274"]}],"countries":["ZA"],"is_corresponding":false,"raw_author_name":"Michael Inggs","raw_affiliation_strings":["Software Defined Radio Group, Electrical Engineering Department, University of Cape Town, Cape Town 7701, South Africa"],"raw_orcid":"https://orcid.org/0000-0003-2162-7710","affiliations":[{"raw_affiliation_string":"Software Defined Radio Group, Electrical Engineering Department, University of Cape Town, Cape Town 7701, South Africa","institution_ids":["https://openalex.org/I157614274"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5011972565"],"corresponding_institution_ids":["https://openalex.org/I157614274"],"apc_list":{"value":1600,"currency":"CHF","value_usd":1732},"apc_paid":{"value":1600,"currency":"CHF","value_usd":1732},"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.13754692,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":"7","issue":"4","first_page":"53","last_page":"53"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.800423264503479},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7570950984954834},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6628068685531616},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6150268912315369},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.6096185445785522},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5976783037185669},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5856187343597412},{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.5654025673866272},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5565099716186523},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.4845801591873169},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.4573303163051605},{"id":"https://openalex.org/keywords/software-defined-radio","display_name":"Software-defined radio","score":0.45633193850517273},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.45388326048851013},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.45264437794685364},{"id":"https://openalex.org/keywords/time-to-market","display_name":"Time to market","score":0.42856594920158386},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.415723979473114},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.17497220635414124},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1411946713924408}],"concepts":[{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.800423264503479},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7570950984954834},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6628068685531616},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6150268912315369},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.6096185445785522},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5976783037185669},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5856187343597412},{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.5654025673866272},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5565099716186523},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.4845801591873169},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.4573303163051605},{"id":"https://openalex.org/C171115542","wikidata":"https://www.wikidata.org/wiki/Q1331892","display_name":"Software-defined radio","level":2,"score":0.45633193850517273},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.45388326048851013},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.45264437794685364},{"id":"https://openalex.org/C2779229675","wikidata":"https://www.wikidata.org/wiki/Q445235","display_name":"Time to market","level":2,"score":0.42856594920158386},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.415723979473114},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.17497220635414124},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1411946713924408},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.3390/computers7040053","is_oa":true,"landing_page_url":"https://doi.org/10.3390/computers7040053","pdf_url":"https://www.mdpi.com/2073-431X/7/4/53/pdf?version=1541062648","source":{"id":"https://openalex.org/S4210228075","display_name":"Computers","issn_l":"2073-431X","issn":["2073-431X"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310310987","host_organization_name":"Multidisciplinary Digital Publishing Institute","host_organization_lineage":["https://openalex.org/P4310310987"],"host_organization_lineage_names":["Multidisciplinary Digital Publishing Institute"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Computers","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:8107985ddc5b4a2684a04b15a6e7e59c","is_oa":true,"landing_page_url":"https://doaj.org/article/8107985ddc5b4a2684a04b15a6e7e59c","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Computers, Vol 7, Iss 4, p 53 (2018)","raw_type":"article"},{"id":"pmh:oai:mdpi.com:/2073-431X/7/4/53/","is_oa":true,"landing_page_url":"http://doi.org/10.3390/computers7040053","pdf_url":null,"source":{"id":"https://openalex.org/S4306400947","display_name":"MDPI (MDPI AG)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210097602","host_organization_name":"Multidisciplinary Digital Publishing Institute (Switzerland)","host_organization_lineage":["https://openalex.org/I4210097602"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Computers","raw_type":"Text"}],"best_oa_location":{"id":"doi:10.3390/computers7040053","is_oa":true,"landing_page_url":"https://doi.org/10.3390/computers7040053","pdf_url":"https://www.mdpi.com/2073-431X/7/4/53/pdf?version=1541062648","source":{"id":"https://openalex.org/S4210228075","display_name":"Computers","issn_l":"2073-431X","issn":["2073-431X"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310310987","host_organization_name":"Multidisciplinary Digital Publishing Institute","host_organization_lineage":["https://openalex.org/P4310310987"],"host_organization_lineage_names":["Multidisciplinary Digital Publishing Institute"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Computers","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1489054347","https://openalex.org/W1798570511","https://openalex.org/W1973235230","https://openalex.org/W2035479441","https://openalex.org/W2051677156","https://openalex.org/W2072892827","https://openalex.org/W2091158003","https://openalex.org/W2108380798","https://openalex.org/W2123407602","https://openalex.org/W2124660001","https://openalex.org/W2134776740","https://openalex.org/W2134963470","https://openalex.org/W2135387301","https://openalex.org/W2143570521","https://openalex.org/W2144366564","https://openalex.org/W2153911262","https://openalex.org/W2502493626","https://openalex.org/W2579178582","https://openalex.org/W2785728440","https://openalex.org/W2798273149","https://openalex.org/W2963721358","https://openalex.org/W2987952085","https://openalex.org/W4206122868","https://openalex.org/W4246084264","https://openalex.org/W4302068331","https://openalex.org/W6638864237","https://openalex.org/W6744020167"],"related_works":["https://openalex.org/W2461217932","https://openalex.org/W3206653210","https://openalex.org/W4247178515","https://openalex.org/W1981284526","https://openalex.org/W2097236935","https://openalex.org/W3002976045","https://openalex.org/W1843355381","https://openalex.org/W1492116303","https://openalex.org/W2069295582","https://openalex.org/W4360994686"],"abstract_inverted_index":{"The":[0,179],"development":[1,33],"of":[2,88,95,102,113,117,139,157,166],"software-defined":[3],"radio":[4],"(SDR)":[5],"systems":[6],"using":[7,111,148],"field-programmable":[8],"gate":[9],"arrays":[10],"(FPGAs)":[11],"compels":[12],"designers":[13],"to":[14,23,69],"reuse":[15],"pre-existing":[16],"Intellectual":[17],"Property":[18],"(IP)":[19],"cores":[20,91,110],"in":[21,177],"order":[22],"meet":[24],"time-to-market":[25],"and":[26,58,64,85,147,187],"design":[27,74,170],"efficiency":[28],"requirements.":[29],"However,":[30],"the":[31,42,103,114,121,131,136,155,158,164,196],"low-level":[32,50,137,144],"difficulties":[34,51],"associated":[35],"with":[36,46,124],"FPGAs":[37],"hinder":[38],"productivity,":[39],"even":[40],"when":[41],"designer":[43],"is":[44,133],"experienced":[45],"hardware":[47,140,169,197],"design.":[48],"These":[49],"include":[52],"non-standard":[53],"interfacing":[54],"methods,":[55],"component":[56],"communication":[57],"synchronization":[59],"challenges,":[60],"complicated":[61],"timing":[62],"constraints":[63],"processing":[65],"blocks":[66],"that":[67,153,182,188],"need":[68],"be":[70],"customized":[71],"through":[72],"time-consuming":[73],"tweaks.":[75],"In":[76],"this":[77,189],"paper,":[78],"we":[79,162],"present":[80],"a":[81,149],"methodology":[82,107],"for":[83,92],"automated":[84,168],"behavioral":[86],"integration":[87],"dedicated":[89],"IP":[90,109],"rapid":[93],"prototyping":[94],"SDR":[96,104,175],"applications.":[97],"To":[98],"maintain":[99],"high":[100],"performance":[101],"designs,":[105],"our":[106,167],"integrates":[108],"characteristics":[112],"dataflow":[115,123,132],"model":[116,138],"computation":[118],"(MoC),":[119],"namely":[120],"static":[122],"access":[125],"patterns":[126],"(SDF-AP).":[127],"We":[128],"show":[129,181],"how":[130],"mapped":[134],"onto":[135],"by":[141,172],"efficiently":[142],"applying":[143],"based":[145],"optimizations":[146],"formal":[150],"analysis":[151],"technique":[152],"guarantees":[154],"correctness":[156],"generated":[159,186],"solutions.":[160],"Furthermore,":[161],"demonstrate":[163],"capability":[165],"approach":[171],"developing":[173],"eight":[174],"applications":[176],"VHDL.":[178],"results":[180],"well-optimized":[183],"designs":[184],"are":[185],"can":[190],"improve":[191],"productivity":[192],"while":[193],"also":[194],"conserving":[195],"resources":[198],"used.":[199]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}