{"id":"https://openalex.org/W7150128861","doi":"https://doi.org/10.3390/a19040280","title":"High-Performance Placement for VLSI Logic Synthesis","display_name":"High-Performance Placement for VLSI Logic Synthesis","publication_year":2026,"publication_date":"2026-04-03","ids":{"openalex":"https://openalex.org/W7150128861","doi":"https://doi.org/10.3390/a19040280"},"language":"en","primary_location":{"id":"doi:10.3390/a19040280","is_oa":true,"landing_page_url":"https://doi.org/10.3390/a19040280","pdf_url":"https://www.mdpi.com/1999-4893/19/4/280/pdf?version=1775206094","source":{"id":"https://openalex.org/S190629608","display_name":"Algorithms","issn_l":"1999-4893","issn":["1999-4893"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310310987","host_organization_name":"Multidisciplinary Digital Publishing Institute","host_organization_lineage":["https://openalex.org/P4310310987"],"host_organization_lineage_names":["Multidisciplinary Digital Publishing Institute"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Algorithms","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://www.mdpi.com/1999-4893/19/4/280/pdf?version=1775206094","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5132983495","display_name":"Zhifeng Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zhifeng Lin","raw_affiliation_strings":["Center for Discrete Mathematics and Theoretical Computer Science, Fuzhou University, Fuzhou 350108, China"],"raw_orcid":"https://orcid.org/0009-0005-5881-2604","affiliations":[{"raw_affiliation_string":"Center for Discrete Mathematics and Theoretical Computer Science, Fuzhou University, Fuzhou 350108, China","institution_ids":["https://openalex.org/I80947539"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5121788435","display_name":"Yuhao Jiang","orcid":null},"institutions":[{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuhao Jiang","raw_affiliation_strings":["Center for Discrete Mathematics and Theoretical Computer Science, Fuzhou University, Fuzhou 350108, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Discrete Mathematics and Theoretical Computer Science, Fuzhou University, Fuzhou 350108, China","institution_ids":["https://openalex.org/I80947539"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006878543","display_name":"Zuodong Liu","orcid":"https://orcid.org/0000-0001-6208-4674"},"institutions":[{"id":"https://openalex.org/I4210150405","display_name":"Hongzhiwei Technology (China)","ror":"https://ror.org/04bapa014","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210150405"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zuodong Liu","raw_affiliation_strings":["Shanghai LEDA Technology Co., Ltd., Shanghai 201203, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shanghai LEDA Technology Co., Ltd., Shanghai 201203, China","institution_ids":["https://openalex.org/I4210150405"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5132978492","display_name":"Jiarui Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiarui Chen","raw_affiliation_strings":["College of Computer and Data Science, Fuzhou University, Fuzhou 350108, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Computer and Data Science, Fuzhou University, Fuzhou 350108, China","institution_ids":["https://openalex.org/I80947539"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5132983495"],"corresponding_institution_ids":["https://openalex.org/I80947539"],"apc_list":{"value":1600,"currency":"CHF","value_usd":1782},"apc_paid":{"value":1600,"currency":"CHF","value_usd":1782},"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.32901533,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"19","issue":"4","first_page":"280","last_page":"280"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9265999794006348,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9265999794006348,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.033900000154972076,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.020899999886751175,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7748000025749207},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5812000036239624},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5184999704360962},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.49639999866485596},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4715000092983246},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.46070000529289246},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.44029998779296875},{"id":"https://openalex.org/keywords/quadratic-equation","display_name":"Quadratic equation","score":0.42309999465942383},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.34940001368522644}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7748000025749207},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7522000074386597},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5812000036239624},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5184999704360962},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.49639999866485596},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4715000092983246},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.46070000529289246},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.44029998779296875},{"id":"https://openalex.org/C129844170","wikidata":"https://www.wikidata.org/wiki/Q41299","display_name":"Quadratic equation","level":2,"score":0.42309999465942383},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.39169999957084656},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.34940001368522644},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.329800009727478},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.32589998841285706},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.321399986743927},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.3149999976158142},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3093999922275543},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.29989999532699585},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.2978000044822693},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.29510000348091125},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.2865999937057495},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2775000035762787},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.27709999680519104},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26989999413490295},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.2694000005722046},{"id":"https://openalex.org/C81845259","wikidata":"https://www.wikidata.org/wiki/Q290117","display_name":"Quadratic programming","level":2,"score":0.2678000032901764},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.2635999917984009},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.25920000672340393},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.25119999051094055}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.3390/a19040280","is_oa":true,"landing_page_url":"https://doi.org/10.3390/a19040280","pdf_url":"https://www.mdpi.com/1999-4893/19/4/280/pdf?version=1775206094","source":{"id":"https://openalex.org/S190629608","display_name":"Algorithms","issn_l":"1999-4893","issn":["1999-4893"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310310987","host_organization_name":"Multidisciplinary Digital Publishing Institute","host_organization_lineage":["https://openalex.org/P4310310987"],"host_organization_lineage_names":["Multidisciplinary Digital Publishing Institute"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Algorithms","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:14d4f964bdff4b9299192a8570fea109","is_oa":true,"landing_page_url":"https://doaj.org/article/14d4f964bdff4b9299192a8570fea109","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Algorithms, Vol 19, Iss 4, p 280 (2026)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.3390/a19040280","is_oa":true,"landing_page_url":"https://doi.org/10.3390/a19040280","pdf_url":"https://www.mdpi.com/1999-4893/19/4/280/pdf?version=1775206094","source":{"id":"https://openalex.org/S190629608","display_name":"Algorithms","issn_l":"1999-4893","issn":["1999-4893"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310310987","host_organization_name":"Multidisciplinary Digital Publishing Institute","host_organization_lineage":["https://openalex.org/P4310310987"],"host_organization_lineage_names":["Multidisciplinary Digital Publishing Institute"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Algorithms","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions","score":0.44032275676727295}],"awards":[{"id":"https://openalex.org/G1835808262","display_name":"\u57fa\u4e8e\u865a\u62df\u7f13\u51b2\u5668\u7684\u65f6\u5e8f\u9a71\u52a8\u96c6\u6210\u7535\u8def\u5e03\u5c40\u7814\u7a76","funder_award_id":"2024J01363","funder_id":"https://openalex.org/F4320321878","funder_display_name":"Natural Science Foundation of Fujian Province"},{"id":"https://openalex.org/G3495785756","display_name":null,"funder_award_id":"92373207","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320321878","display_name":"Natural Science Foundation of Fujian Province","ror":null}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W7150128861.pdf","grobid_xml":"https://content.openalex.org/works/W7150128861.grobid-xml"},"referenced_works_count":20,"referenced_works":["https://openalex.org/W1984954427","https://openalex.org/W2003145440","https://openalex.org/W2014070364","https://openalex.org/W2025082082","https://openalex.org/W2031974129","https://openalex.org/W2043679008","https://openalex.org/W2097189804","https://openalex.org/W2108873814","https://openalex.org/W2167190617","https://openalex.org/W2624122313","https://openalex.org/W2884307971","https://openalex.org/W3036696276","https://openalex.org/W3092270010","https://openalex.org/W3110869743","https://openalex.org/W3113270449","https://openalex.org/W3185597847","https://openalex.org/W4390187368","https://openalex.org/W4393146727","https://openalex.org/W4401211242","https://openalex.org/W4415003291"],"related_works":[],"abstract_inverted_index":{"Logic":[0,11],"synthesis":[1,12,51],"is":[2,72],"a":[3,62,67,87],"critical":[4],"stage":[5],"in":[6,20],"the":[7,55,76,81,93,102,106],"VLSI":[8],"design":[9,31],"flow.":[10],"methods":[13],"without":[14],"considering":[15],"physical":[16,45],"information":[17,46],"would":[18],"result":[19],"inferior":[21],"solutions":[22],"with":[23,125],"timing":[24],"violations":[25],"and":[26,121],"fail":[27],"to":[28,47,74,91,101],"meet":[29],"high-performance":[30,49],"requirements.":[32],"In":[33],"this":[34],"paper,":[35],"we":[36,59,85],"present":[37],"an":[38],"analytical":[39],"placement":[40,89,104],"algorithm":[41,90,116],"that":[42,113],"generates":[43],"timing-friendly":[44],"promote":[48],"logic":[50,128],"solutions.":[52],"To":[53],"address":[54],"crucial":[56],"congestion":[57],"issue,":[58],"first":[60],"propose":[61],"fence-region-aware":[63],"density":[64],"model.":[65],"Then,":[66],"boundary-based":[68],"quadratic":[69],"penalty":[70],"model":[71],"constructed":[73],"ensure":[75],"cells":[77],"do":[78],"not":[79],"violate":[80],"legal":[82],"boundaries.":[83],"Finally,":[84],"develop":[86],"Polak\u2013Ribi\u00e8re-based":[88],"guide":[92],"cell":[94],"movement":[95],"while":[96],"optimizing":[97],"circuit":[98],"timing.":[99],"Compared":[100],"advanced":[103],"work,":[105],"experimental":[107],"results":[108],"on":[109],"industrial":[110],"benchmarks":[111],"show":[112],"our":[114],"proposed":[115],"achieves":[117],"7%":[118],"WNS":[119],"improvement":[120],"12%":[122],"TNS":[123],"optimization":[124],"3%":[126],"better":[127],"depth.":[129]},"counts_by_year":[],"updated_date":"2026-07-23T08:03:31.855105","created_date":"2026-04-06T00:00:00"}