{"id":"https://openalex.org/W3129245048","doi":"https://doi.org/10.3233/jifs-189737","title":"A high performance scalable fuzzy based modified Asymmetric Heterogene Multiprocessor System on Chip (AHt-MPSOC) reconfigurable architecture","display_name":"A high performance scalable fuzzy based modified Asymmetric Heterogene Multiprocessor System on Chip (AHt-MPSOC) reconfigurable architecture","publication_year":2021,"publication_date":"2021-02-16","ids":{"openalex":"https://openalex.org/W3129245048","doi":"https://doi.org/10.3233/jifs-189737","mag":"3129245048"},"language":"en","primary_location":{"id":"doi:10.3233/jifs-189737","is_oa":false,"landing_page_url":"https://doi.org/10.3233/jifs-189737","pdf_url":null,"source":{"id":"https://openalex.org/S179157397","display_name":"Journal of Intelligent & Fuzzy Systems","issn_l":"1064-1246","issn":["1064-1246","1875-8967"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310318577","host_organization_name":"IOS Press","host_organization_lineage":["https://openalex.org/P4310318577"],"host_organization_lineage_names":["IOS Press"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Intelligent & Fuzzy Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047568043","display_name":"Arun Prasath Raveendran","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Arun Prasath Raveendran","raw_affiliation_strings":["Siddhartha Institute of Technology & Sciences, Hyderabad, Telangana, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Siddhartha Institute of Technology & Sciences, Hyderabad, Telangana, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011240842","display_name":"Jafar A. Alzubi","orcid":"https://orcid.org/0000-0001-6724-1421"},"institutions":[{"id":"https://openalex.org/I33926330","display_name":"Al-Balqa Applied University","ror":"https://ror.org/00qedmt22","country_code":"JO","type":"education","lineage":["https://openalex.org/I33926330"]}],"countries":["JO"],"is_corresponding":true,"raw_author_name":"Jafar A. Alzubi","raw_affiliation_strings":["Al-Balqa Applied University, Salt, Jordan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Al-Balqa Applied University, Salt, Jordan","institution_ids":["https://openalex.org/I33926330"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038409745","display_name":"Ramesh Sekaran","orcid":"https://orcid.org/0000-0002-6668-2142"},"institutions":[{"id":"https://openalex.org/I116891498","display_name":"Siddhartha Medical College","ror":"https://ror.org/058pt1w78","country_code":"IN","type":"education","lineage":["https://openalex.org/I116891498"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ramesh Sekaran","raw_affiliation_strings":["Velagapudi Ramakrishna Siddhartha Engineering College, Vijayawada, Andhra Pradesh, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Velagapudi Ramakrishna Siddhartha Engineering College, Vijayawada, Andhra Pradesh, India","institution_ids":["https://openalex.org/I116891498"]}]},{"author_position":"last","author":{"id":null,"display_name":"Manikandan Ramachandran","orcid":null},"institutions":[{"id":"https://openalex.org/I932239252","display_name":"SASTRA University","ror":"https://ror.org/032jk8892","country_code":"IN","type":"education","lineage":["https://openalex.org/I932239252"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Manikandan Ramachandran","raw_affiliation_strings":["SASTRA Deemed University, Thanjavur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SASTRA Deemed University, Thanjavur, India","institution_ids":["https://openalex.org/I932239252"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5011240842"],"corresponding_institution_ids":["https://openalex.org/I33926330"],"apc_list":null,"apc_paid":null,"fwci":3.3646,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.92226068,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":95,"max":99},"biblio":{"volume":"42","issue":"2","first_page":"647","last_page":"658"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9493453502655029},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7727398872375488},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6835750341415405},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6410186290740967},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6386585235595703},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5648599863052368},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.4437553286552429},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.4211147129535675},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33015012741088867},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1015034019947052}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9493453502655029},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7727398872375488},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6835750341415405},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6410186290740967},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6386585235595703},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5648599863052368},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.4437553286552429},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.4211147129535675},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33015012741088867},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1015034019947052}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.3233/jifs-189737","is_oa":false,"landing_page_url":"https://doi.org/10.3233/jifs-189737","pdf_url":null,"source":{"id":"https://openalex.org/S179157397","display_name":"Journal of Intelligent & Fuzzy Systems","issn_l":"1064-1246","issn":["1064-1246","1875-8967"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310318577","host_organization_name":"IOS Press","host_organization_lineage":["https://openalex.org/P4310318577"],"host_organization_lineage_names":["IOS Press"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Intelligent & Fuzzy Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W630367077","https://openalex.org/W2040518724","https://openalex.org/W2051148369","https://openalex.org/W2412635230","https://openalex.org/W2528484395","https://openalex.org/W2537133748","https://openalex.org/W2582977077","https://openalex.org/W2611709845","https://openalex.org/W2612618018","https://openalex.org/W2758604521","https://openalex.org/W2786904992","https://openalex.org/W2806492503","https://openalex.org/W2807529265","https://openalex.org/W2808351886","https://openalex.org/W2901666352","https://openalex.org/W2914317693","https://openalex.org/W2916812477","https://openalex.org/W2966145671","https://openalex.org/W2968986386","https://openalex.org/W3103741615"],"related_works":["https://openalex.org/W2036681499","https://openalex.org/W4281711577","https://openalex.org/W2120080222","https://openalex.org/W2106200299","https://openalex.org/W2178653557","https://openalex.org/W2994908368","https://openalex.org/W1975982080","https://openalex.org/W1976012348","https://openalex.org/W2502691491","https://openalex.org/W2540211551"],"abstract_inverted_index":{"This":[0],"Ensuing":[1],"generation":[2],"of":[3,9,11,33,103,183,192],"FPGA":[4,46,61,98,109],"circuit":[5],"tolerates":[6],"the":[7,31,52,57,71,78,83,87,162],"combination":[8],"lot":[10],"hard":[12],"and":[13,48,114,124,151,165,189],"soft":[14],"cores":[15],"as":[16,18,199],"well":[17],"devoted":[19],"accelerators":[20],"on":[21,39,97,106,142],"a":[22,60,107,120,171],"chip.":[23],"The":[24,146,174],"Heterogene":[25],"Multi-Processor":[26],"System-on-Chip":[27],"(Ht-MPSoC)":[28],"architecture":[29],"accomplishes":[30],"requirement":[32],"modern":[34],"applications.":[35],"A":[36],"compound":[37],"System":[38],"Chip":[40],"(SoC)":[41],"system":[42,133],"designed":[43],"for":[44,51],"single":[45,108],"chip,":[47],"that":[49],"considered":[50],"performance/power":[53],"consumption":[54],"ratio.":[55],"In":[56],"existing":[58],"method,":[59],"based":[62,96,122,127],"Mixed":[63],"Integer":[64],"Programming":[65],"(MIP)":[66],"model":[67],"used":[68,134],"to":[69,94,135,195,201],"define":[70,136],"Ht-MPSoC":[72],"configuration":[73],"by":[74],"taking":[75],"into":[76],"consideration":[77],"sharing":[79,88],"hardware":[80,104],"accelerator":[81],"between":[82],"cores.":[84],"However,":[85],"here,":[86],"method":[89],"differs":[90],"from":[91],"one":[92],"processor":[93],"another":[95],"architecture.":[99,145],"Hence,":[100],"high":[101],"number":[102],"resources":[105],"chip":[110],"with":[111,170],"low":[112],"latency":[113],"power":[115],"targeted.":[116],"For":[117],"this":[118,158],"reason,":[119],"fuzzy":[121],"MIP":[123],"Graph":[125],"theory":[126],"Traffic":[128],"Estimator":[129],"(GTE)":[130],"are":[131,154],"proposed":[132],"New":[137],"asymmetric":[138],"multiprocessor":[139],"heterogene":[140],"framework":[141],"microprocessor":[143],"(AHt-MPSoC)":[144],"bandwidths,":[147],"energy":[148,193],"consumption,":[149],"wait":[150],"transmission":[152],"range":[153],"better":[155],"accomplished":[156],"in":[157,186],"suggested":[159],"technique":[160,164],"than":[161],"standard":[163],"it":[166],"is":[167],"also":[168],"implemented":[169],"multi-task":[172],"framework.":[173],"new":[175],"Fuzzy":[176],"control-based":[177],"AHt-MPSoC":[178],"analysis":[179],"proves":[180],"significant":[181],"improvement":[182],"14.7":[184],"percent":[185,191],"available":[187],"bandwidth":[188],"89.8":[190],"minimized":[194],"various":[196],"traffic":[197],"scenarios":[198],"compared":[200],"conventional":[202],"method.":[203]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":9},{"year":2021,"cited_by_count":4}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}