{"id":"https://openalex.org/W1673496079","doi":"https://doi.org/10.3233/fi-2009-141","title":"Application of Concurrency in the Asynchronous Design of Write-after-read Operations","display_name":"Application of Concurrency in the Asynchronous Design of Write-after-read Operations","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W1673496079","doi":"https://doi.org/10.3233/fi-2009-141","mag":"1673496079"},"language":"en","primary_location":{"id":"doi:10.3233/fi-2009-141","is_oa":false,"landing_page_url":"https://doi.org/10.3233/fi-2009-141","pdf_url":null,"source":{"id":"https://openalex.org/S39012697","display_name":"Fundamenta Informaticae","issn_l":"0169-2968","issn":["0169-2968","1875-8681"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310318577","host_organization_name":"IOS Press","host_organization_lineage":["https://openalex.org/P4310318577"],"host_organization_lineage_names":["IOS Press"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fundamenta Informaticae","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006439462","display_name":"Navid Toosizadeh","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Navid Toosizadeh","raw_affiliation_strings":["Department of Electrical and Computer Engineering,\r\t\t\t University of Toronto, Toronto, Canada, 10 King's College Road,\r\t\t\t Toronto, Ontario, M5S 3G4. E-mail: navid.toosizadeh@utoronto.ca; safwat.zaky@utoronto.ca","Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada, 10 King's College Road, Toronto, Ontario, M5S 3G4. E-mail: navid.toosizadeh@utoronto.ca; safwat.zaky@utoronto.ca"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering,\r\t\t\t University of Toronto, Toronto, Canada, 10 King's College Road,\r\t\t\t Toronto, Ontario, M5S 3G4. E-mail: navid.toosizadeh@utoronto.ca; safwat.zaky@utoronto.ca","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada, 10 King's College Road, Toronto, Ontario, M5S 3G4. E-mail: navid.toosizadeh@utoronto.ca; safwat.zaky@utoronto.ca","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110187559","display_name":"Safwat G. Zaky","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]},{"id":"https://openalex.org/I919372465","display_name":"Saft (France)","ror":"https://ror.org/04zyzzh22","country_code":"FR","type":"company","lineage":["https://openalex.org/I919372465"]}],"countries":["CA","FR"],"is_corresponding":false,"raw_author_name":"Safwat G. Zaky","raw_affiliation_strings":["Department of Electrical and Computer Engineering,\r\t\t\t University of Toronto, Toronto, Canada, 10 King's College Road,\r\t\t\t Toronto, Ontario, M5S 3G4. E-mail: navid.toosizadeh@utoronto.ca; safwat.zaky@utoronto.ca","Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada, 10 King's College Road, Toronto, Ontario, M5S 3G4. E-mail: navid.toosizadeh@utoronto.ca; safwat.zaky@utoronto.ca","safwat.zaky@utor "],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering,\r\t\t\t University of Toronto, Toronto, Canada, 10 King's College Road,\r\t\t\t Toronto, Ontario, M5S 3G4. E-mail: navid.toosizadeh@utoronto.ca; safwat.zaky@utoronto.ca","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada, 10 King's College Road, Toronto, Ontario, M5S 3G4. E-mail: navid.toosizadeh@utoronto.ca; safwat.zaky@utoronto.ca","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"safwat.zaky@utor ","institution_ids":["https://openalex.org/I919372465"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5006439462"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05141472,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"95","issue":"1","first_page":"31","last_page":"52"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/concurrency","display_name":"Concurrency","score":0.8015967607498169},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.775529146194458},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7244000434875488},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4850301146507263},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.43796223402023315},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36151444911956787},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3520466685295105},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1414133608341217},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.05435416102409363}],"concepts":[{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.8015967607498169},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.775529146194458},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7244000434875488},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4850301146507263},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.43796223402023315},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36151444911956787},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3520466685295105},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1414133608341217},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.05435416102409363},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.3233/fi-2009-141","is_oa":false,"landing_page_url":"https://doi.org/10.3233/fi-2009-141","pdf_url":null,"source":{"id":"https://openalex.org/S39012697","display_name":"Fundamenta Informaticae","issn_l":"0169-2968","issn":["0169-2968","1875-8681"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310318577","host_organization_name":"IOS Press","host_organization_lineage":["https://openalex.org/P4310318577"],"host_organization_lineage_names":["IOS Press"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fundamenta Informaticae","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.9100000262260437}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320719","display_name":"Department of Science and Technology, Ministry of Science and Technology, India","ror":"https://ror.org/0101xrq71"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1585465727","https://openalex.org/W1599120076","https://openalex.org/W2009625126","https://openalex.org/W2060139911","https://openalex.org/W2083580665","https://openalex.org/W2102495626","https://openalex.org/W2107487316","https://openalex.org/W2122623069","https://openalex.org/W2128157830","https://openalex.org/W2137400352","https://openalex.org/W2155971716","https://openalex.org/W2161849579"],"related_works":["https://openalex.org/W2279224052","https://openalex.org/W4312516786","https://openalex.org/W1522087158","https://openalex.org/W2362759320","https://openalex.org/W2129978639","https://openalex.org/W1647623034","https://openalex.org/W304800142","https://openalex.org/W2770353918","https://openalex.org/W2388325543","https://openalex.org/W2019614288"],"abstract_inverted_index":{"This":[0],"paper":[1,21],"introduces":[2],"enhancements":[3],"to":[4],"the":[5,16,24,52,60,64,68,81,87,109],"synthesis":[6],"of":[7,26,48,59,67,84,101,106,114],"circuits":[8,139],"that":[9,23,75],"involve":[10],"write-afterread":[11],"(WAR)":[12],"operations":[13],"and":[14,36,103,123,126,143],"use":[15,25],"four-phase":[17,69],"handshake":[18],"protocol.":[19,70],"The":[20,112],"demonstrates":[22],"edge-triggering":[27],"makes":[28],"possible":[29,44],"many":[30],"useful":[31],"trade-offs":[32],"among":[33],"speed,":[34],"area":[35,125],"powerdelay":[37],"product.":[38,111],"Significant":[39],"increases":[40],"in":[41,51,86,108,145],"speed":[42,99,113],"are":[43],"as":[45],"a":[46,94,98,104,115],"result":[47],"increased":[49,79,119],"concurrency":[50,76],"circuit's":[53],"operation,":[54],"which":[55],"compensates":[56],"for":[57,93],"much":[58],"penalty":[61],"associated":[62],"with":[63],"down":[65],"phase":[66],"It":[71],"is":[72],"also":[73],"shown":[74],"can":[77],"be":[78],"by":[80,120,131,141],"judicious":[82],"insertion":[83],"T-elements":[85],"system's":[88],"control":[89],"structure.":[90],"Simulation":[91],"results":[92,134],"16-bit":[95],"accumulator":[96],"showed":[97],"increase":[100],"50%":[102],"reduction":[105],"23%":[107],"power-delay":[110],"radix-4":[116],"Booth":[117],"multiplier":[118],"over":[121],"27%":[122],"its":[124],"energy":[127],"consumption":[128],"were":[129,135],"reduced":[130],"5%.":[132],"These":[133],"derived":[136],"using":[137,147],"test":[138],"synthesized":[140],"Balsa":[142],"implemented":[144],"Synopsys":[146],"180-nm":[148],"technology.":[149]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}