{"id":"https://openalex.org/W3021796516","doi":"https://doi.org/10.3233/apc200102","title":"Crossbar Implementation with Partial Reconfiguration for Stream Switching Applications on an FPGA","display_name":"Crossbar Implementation with Partial Reconfiguration for Stream Switching Applications on an FPGA","publication_year":2020,"publication_date":"2020-01-01","ids":{"openalex":"https://openalex.org/W3021796516","doi":"https://doi.org/10.3233/apc200102","mag":"3021796516"},"language":"en","primary_location":{"id":"doi:10.3233/apc200102","is_oa":true,"landing_page_url":"https://doi.org/10.3233/apc200102","pdf_url":"https://ebooks.iospress.nl/pdf/doi/10.3233/APC200102","source":{"id":"https://openalex.org/S4210175178","display_name":"Advances in parallel computing","issn_l":"0927-5452","issn":["0927-5452","1879-808X"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"book series"},"license":"cc-by-nc","license_id":"https://openalex.org/licenses/cc-by-nc","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Parallel Computing","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://ebooks.iospress.nl/pdf/doi/10.3233/APC200102","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089101001","display_name":"Yuichi Kawamata","orcid":null},"institutions":[{"id":"https://openalex.org/I43777268","display_name":"Nagasaki University","ror":"https://ror.org/058h74p94","country_code":"JP","type":"education","lineage":["https://openalex.org/I43777268"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Kawamata Yuichi","raw_affiliation_strings":["Graduate School of Engineering, Nagasaki University, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, Nagasaki University, Japan","institution_ids":["https://openalex.org/I43777268"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001710361","display_name":"Tomohiro Kida","orcid":null},"institutions":[{"id":"https://openalex.org/I43777268","display_name":"Nagasaki University","ror":"https://ror.org/058h74p94","country_code":"JP","type":"education","lineage":["https://openalex.org/I43777268"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kida Tomohiro","raw_affiliation_strings":["Graduate School of Engineering, Nagasaki University, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, Nagasaki University, Japan","institution_ids":["https://openalex.org/I43777268"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106183057","display_name":"Yuichiro Shibata","orcid":null},"institutions":[{"id":"https://openalex.org/I43777268","display_name":"Nagasaki University","ror":"https://ror.org/058h74p94","country_code":"JP","type":"education","lineage":["https://openalex.org/I43777268"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shibata Yuichiro","raw_affiliation_strings":["Graduate School of Engineering, Nagasaki University, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, Nagasaki University, Japan","institution_ids":["https://openalex.org/I43777268"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081752237","display_name":"Kentaro Sano","orcid":"https://orcid.org/0000-0002-6681-4192"},"institutions":[{"id":"https://openalex.org/I4210129730","display_name":"RIKEN Center for Computational Science","ror":"https://ror.org/03r519674","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210110652","https://openalex.org/I4210129730"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Sano Kentaro","raw_affiliation_strings":["Riken Center for Computational Science, Japan"],"affiliations":[{"raw_affiliation_string":"Riken Center for Computational Science, Japan","institution_ids":["https://openalex.org/I4210129730"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5089101001"],"corresponding_institution_ids":["https://openalex.org/I43777268"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0881114,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9851999878883362,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9836000204086304,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.9751423597335815},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.942391574382782},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7035273313522339},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6624506711959839},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.49090105295181274},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.44182446599006653},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43110841512680054},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.388116717338562},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2120199203491211},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13912224769592285},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08046457171440125}],"concepts":[{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.9751423597335815},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.942391574382782},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7035273313522339},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6624506711959839},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.49090105295181274},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.44182446599006653},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43110841512680054},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.388116717338562},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2120199203491211},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13912224769592285},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08046457171440125}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.3233/apc200102","is_oa":true,"landing_page_url":"https://doi.org/10.3233/apc200102","pdf_url":"https://ebooks.iospress.nl/pdf/doi/10.3233/APC200102","source":{"id":"https://openalex.org/S4210175178","display_name":"Advances in parallel computing","issn_l":"0927-5452","issn":["0927-5452","1879-808X"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"book series"},"license":"cc-by-nc","license_id":"https://openalex.org/licenses/cc-by-nc","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Parallel Computing","raw_type":"book-chapter"}],"best_oa_location":{"id":"doi:10.3233/apc200102","is_oa":true,"landing_page_url":"https://doi.org/10.3233/apc200102","pdf_url":"https://ebooks.iospress.nl/pdf/doi/10.3233/APC200102","source":{"id":"https://openalex.org/S4210175178","display_name":"Advances in parallel computing","issn_l":"0927-5452","issn":["0927-5452","1879-808X"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"book series"},"license":"cc-by-nc","license_id":"https://openalex.org/licenses/cc-by-nc","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Parallel Computing","raw_type":"book-chapter"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3021796516.pdf","grobid_xml":"https://content.openalex.org/works/W3021796516.grobid-xml"},"referenced_works_count":12,"referenced_works":["https://openalex.org/W198029994","https://openalex.org/W659338950","https://openalex.org/W1976366480","https://openalex.org/W1990617521","https://openalex.org/W2000921084","https://openalex.org/W2018319947","https://openalex.org/W2025347051","https://openalex.org/W2090997799","https://openalex.org/W2115493560","https://openalex.org/W2125662502","https://openalex.org/W2604282092","https://openalex.org/W6650537237"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W2797161794","https://openalex.org/W2096938998","https://openalex.org/W1760305469","https://openalex.org/W2103526090","https://openalex.org/W1574948540"],"abstract_inverted_index":{"In":[0],"this":[1,44],"paper,":[2],"we":[3],"propose":[4],"a":[5,16,22,37,68,90,95],"network":[6,26],"crossbar":[7,34,50,55,96],"implementation":[8],"using":[9,71],"partial":[10,38,53,72],"reconfiguration":[11,39,54],"of":[12,43,59],"an":[13],"FPGA":[14],"in":[15,57],"multi-FPGA":[17],"cluster":[18],"computing":[19],"system.":[20],"With":[21],"proposed":[23],"framework,":[24],"inter-FPGA":[25],"routing":[27],"can":[28],"be":[29],"changed":[30],"by":[31,36,70,80,88],"reconfiguring":[32],"the":[33,63,74],"module":[35],"mechanism.":[40],"The":[41],"purpose":[42],"paper":[45],"is":[46,78],"to":[47],"compare":[48],"ordinary":[49],"circuits":[51],"and":[52,62],"circuits,":[56],"terms":[58],"resource":[60],"usage":[61],"maximum":[64,75],"operating":[65,76],"frequency.":[66],"As":[67],"result,":[69],"reconfiguration,":[73],"frequency":[77],"improved":[79],"1.6":[81],"times":[82],"while":[83],"reducing":[84],"required":[85],"ALM":[86],"resources":[87],"13%,":[89],"proper":[91],"bus":[92],"sizes":[93],"for":[94],"are":[97],"selected.":[98]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2020-05-13T00:00:00"}