{"id":"https://openalex.org/W3020887574","doi":"https://doi.org/10.3233/apc200044","title":"Exploring High Bandwidth Memory for PET Image Reconstruction","display_name":"Exploring High Bandwidth Memory for PET Image Reconstruction","publication_year":2020,"publication_date":"2020-01-01","ids":{"openalex":"https://openalex.org/W3020887574","doi":"https://doi.org/10.3233/apc200044","mag":"3020887574"},"language":"en","primary_location":{"id":"doi:10.3233/apc200044","is_oa":true,"landing_page_url":"https://doi.org/10.3233/apc200044","pdf_url":"https://ebooks.iospress.nl/pdf/doi/10.3233/APC200044","source":{"id":"https://openalex.org/S4210175178","display_name":"Advances in parallel computing","issn_l":"0927-5452","issn":["0927-5452","1879-808X"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"book series"},"license":"cc-by-nc","license_id":"https://openalex.org/licenses/cc-by-nc","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Parallel Computing","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://ebooks.iospress.nl/pdf/doi/10.3233/APC200044","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101065119","display_name":"Dai Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Yang Dai","raw_affiliation_strings":["d.yang@tum.de, tilman.kuestner@tum.de, martin.w.j.schulz@tum.de, Chair of Computer Architecture and Parallel Systems, Technical University of Munich"],"affiliations":[{"raw_affiliation_string":"d.yang@tum.de, tilman.kuestner@tum.de, martin.w.j.schulz@tum.de, Chair of Computer Architecture and Parallel Systems, Technical University of Munich","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051900163","display_name":"Tilman K\u00fcstner","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"K\u00fcstner Tilman","raw_affiliation_strings":["d.yang@tum.de, tilman.kuestner@tum.de, martin.w.j.schulz@tum.de, Chair of Computer Architecture and Parallel Systems, Technical University of Munich"],"affiliations":[{"raw_affiliation_string":"d.yang@tum.de, tilman.kuestner@tum.de, martin.w.j.schulz@tum.de, Chair of Computer Architecture and Parallel Systems, Technical University of Munich","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5097789149","display_name":"Rami Al-Rihawi","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Al-Rihawi Rami","raw_affiliation_strings":["d.yang@tum.de, tilman.kuestner@tum.de, martin.w.j.schulz@tum.de, Chair of Computer Architecture and Parallel Systems, Technical University of Munich"],"affiliations":[{"raw_affiliation_string":"d.yang@tum.de, tilman.kuestner@tum.de, martin.w.j.schulz@tum.de, Chair of Computer Architecture and Parallel Systems, Technical University of Munich","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045289712","display_name":"Martin Schulz","orcid":"https://orcid.org/0000-0001-9013-435X"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Schulz Martin","raw_affiliation_strings":["d.yang@tum.de, tilman.kuestner@tum.de, martin.w.j.schulz@tum.de, Chair of Computer Architecture and Parallel Systems, Technical University of Munich"],"affiliations":[{"raw_affiliation_string":"d.yang@tum.de, tilman.kuestner@tum.de, martin.w.j.schulz@tum.de, Chair of Computer Architecture and Parallel Systems, Technical University of Munich","institution_ids":["https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5051900163"],"corresponding_institution_ids":["https://openalex.org/I62916508"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08372093,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10522","display_name":"Medical Imaging Techniques and Applications","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2741","display_name":"Radiology, Nuclear Medicine and Imaging"},"field":{"id":"https://openalex.org/fields/27","display_name":"Medicine"},"domain":{"id":"https://openalex.org/domains/4","display_name":"Health Sciences"}},"topics":[{"id":"https://openalex.org/T10522","display_name":"Medical Imaging Techniques and Applications","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2741","display_name":"Radiology, Nuclear Medicine and Imaging"},"field":{"id":"https://openalex.org/fields/27","display_name":"Medicine"},"domain":{"id":"https://openalex.org/domains/4","display_name":"Health Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10378","display_name":"Advanced MRI Techniques and Applications","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2741","display_name":"Radiology, Nuclear Medicine and Imaging"},"field":{"id":"https://openalex.org/fields/27","display_name":"Medicine"},"domain":{"id":"https://openalex.org/domains/4","display_name":"Health Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7596046924591064},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.640657365322113},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6245815753936768},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.5424874424934387},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.43956902623176575},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.4282703101634979},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.27669548988342285},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2135935127735138},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.13840141892433167},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07184997200965881}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7596046924591064},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.640657365322113},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6245815753936768},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5424874424934387},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.43956902623176575},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.4282703101634979},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27669548988342285},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2135935127735138},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.13840141892433167},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07184997200965881}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.3233/apc200044","is_oa":true,"landing_page_url":"https://doi.org/10.3233/apc200044","pdf_url":"https://ebooks.iospress.nl/pdf/doi/10.3233/APC200044","source":{"id":"https://openalex.org/S4210175178","display_name":"Advances in parallel computing","issn_l":"0927-5452","issn":["0927-5452","1879-808X"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"book series"},"license":"cc-by-nc","license_id":"https://openalex.org/licenses/cc-by-nc","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Parallel Computing","raw_type":"book-chapter"}],"best_oa_location":{"id":"doi:10.3233/apc200044","is_oa":true,"landing_page_url":"https://doi.org/10.3233/apc200044","pdf_url":"https://ebooks.iospress.nl/pdf/doi/10.3233/APC200044","source":{"id":"https://openalex.org/S4210175178","display_name":"Advances in parallel computing","issn_l":"0927-5452","issn":["0927-5452","1879-808X"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"book series"},"license":"cc-by-nc","license_id":"https://openalex.org/licenses/cc-by-nc","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Parallel Computing","raw_type":"book-chapter"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334763","display_name":"Leibniz-Gemeinschaft","ror":"https://ror.org/01n6r0e97"}],"has_content":{"pdf":true,"grobid_xml":false},"content_urls":{"pdf":"https://content.openalex.org/works/W3020887574.pdf"},"referenced_works_count":28,"referenced_works":["https://openalex.org/W309890564","https://openalex.org/W1776498962","https://openalex.org/W1987840949","https://openalex.org/W2023121874","https://openalex.org/W2033482494","https://openalex.org/W2065515255","https://openalex.org/W2069629287","https://openalex.org/W2085288023","https://openalex.org/W2095954861","https://openalex.org/W2104749869","https://openalex.org/W2113651525","https://openalex.org/W2128853364","https://openalex.org/W2136664254","https://openalex.org/W2145522579","https://openalex.org/W2154744699","https://openalex.org/W2296368500","https://openalex.org/W2337228275","https://openalex.org/W2340076492","https://openalex.org/W2529283235","https://openalex.org/W2545638747","https://openalex.org/W2609137082","https://openalex.org/W2611407831","https://openalex.org/W2724545582","https://openalex.org/W2773017799","https://openalex.org/W2783925434","https://openalex.org/W3104009433","https://openalex.org/W4230252700","https://openalex.org/W4240776251"],"related_works":["https://openalex.org/W4293430534","https://openalex.org/W2342813629","https://openalex.org/W3150934690","https://openalex.org/W2335743642","https://openalex.org/W4297812927","https://openalex.org/W2800412005","https://openalex.org/W1976244802","https://openalex.org/W2083934844","https://openalex.org/W1992487929","https://openalex.org/W4386903460"],"abstract_inverted_index":{"Memory":[0],"bandwidth":[1,27,53,136],"plays":[2],"an":[3,97],"essential":[4],"role":[5],"in":[6,90],"high":[7,26,52],"performance":[8,14,49,91],"computing.":[9],"Its":[10],"impact":[11],"on":[12,30,38,96],"system":[13],"is":[15,29],"evident":[16],"when":[17,92,104],"running":[18],"applications":[19],"with":[20,79,102],"a":[21,70,80,119,133],"low":[22],"arithmetic":[23],"intensity.":[24],"Therefore,":[25],"memory":[28,40,54,135],"the":[31,39,48,64,94,113,116,143],"agenda":[32],"of":[33,115,137],"many":[34],"vendors.":[35],"However,":[36],"depending":[37],"architecture,":[41],"other":[42],"optimizations":[43,62],"are":[44],"required":[45],"to":[46,106,139],"exploit":[47],"gain":[50],"from":[51],"technology.":[55],"In":[56],"this":[57],"paper,":[58],"we":[59,131],"present":[60],"our":[61],"for":[63,72,142],"Maximum":[65],"Likelihood":[66],"Expectation-Maximization":[67],"(MLEM)":[68],"algorithm,":[69],"method":[71],"positron":[73],"emission":[74],"tomography":[75],"(PET)":[76],"image":[77],"reconstruction,":[78],"sparse":[81],"matrix-vector":[82],"(SpMV)":[83],"kernel.":[84],"The":[85],"results":[86],"show":[87],"significant":[88],"improvement":[89],"executing":[93],"code":[95],"Intel":[98],"Xeon":[99],"Phi":[100],"processor":[101],"MCDRAM":[103,117],"compared":[105],"multi-channel":[107],"DRAM.":[108],"We":[109],"further":[110,124],"identify":[111],"that":[112],"latency":[114],"becomes":[118],"new":[120],"limiting":[121],"factor,":[122],"requiring":[123],"optimization.":[125],"Ultimately,":[126],"after":[127],"implementing":[128],"cache-blocking":[129],"optimization,":[130],"achieved":[132],"total":[134],"up":[138],"180":[140],"GB/s":[141],"SpMV":[144],"operation.":[145]},"counts_by_year":[],"updated_date":"2026-01-15T23:16:33.117629","created_date":"2020-05-13T00:00:00"}