{"id":"https://openalex.org/W2794507636","doi":"https://doi.org/10.3233/978-1-61499-843-3-677","title":"Simultaneous Multiprocessing on a FPGA+CPU Heterogeneous System-On-Chip","display_name":"Simultaneous Multiprocessing on a FPGA+CPU Heterogeneous System-On-Chip","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W2794507636","doi":"https://doi.org/10.3233/978-1-61499-843-3-677","mag":"2794507636"},"language":"en","primary_location":{"id":"doi:10.3233/978-1-61499-843-3-677","is_oa":false,"landing_page_url":"https://doi.org/10.3233/978-1-61499-843-3-677","pdf_url":null,"source":{"id":"https://openalex.org/S4210175178","display_name":"Advances in parallel computing","issn_l":"0927-5452","issn":["0927-5452","1879-808X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Parallel Computing","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://research-information.bris.ac.uk/ws/files/175759251/Jose_Nunez_Yanez_simultaneous_multiprocessing_fpga_short.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005255540","display_name":"Jose Nunez\u2010Yanez","orcid":"https://orcid.org/0000-0002-5153-5481"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Nunez-Yanez Jose","raw_affiliation_strings":["Microelectronics"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000075032","display_name":"Mohammad Hosseinabady","orcid":"https://orcid.org/0000-0003-3989-4999"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hosseinabady Mohammad","raw_affiliation_strings":["Department of Electrical & Electronic Engineering"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Electronic Engineering","institution_ids":[]}]},{"author_position":"middle","author":{"id":null,"display_name":"Rodríguez Andrés","orcid":null},"institutions":[{"id":"https://openalex.org/I82767444","display_name":"Universidad de M\u00e1laga","ror":"https://ror.org/036b2ww28","country_code":"ES","type":"education","lineage":["https://openalex.org/I82767444"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Rodríguez Andrés","raw_affiliation_strings":["Univ Malaga, Universidad de Malaga, Fac Ciencias, Ctr Hidrogeol"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Univ Malaga, Universidad de Malaga, Fac Ciencias, Ctr Hidrogeol","institution_ids":["https://openalex.org/I82767444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041029240","display_name":"Rafael Asenjo","orcid":"https://orcid.org/0000-0002-1570-3863"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Asenjo Rafael","raw_affiliation_strings":["Department of Electrical & Electronic Engineering"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Electronic Engineering","institution_ids":[]}]},{"author_position":"middle","author":{"id":null,"display_name":"Navarro Angeles","orcid":null},"institutions":[{"id":"https://openalex.org/I82767444","display_name":"Universidad de M\u00e1laga","ror":"https://ror.org/036b2ww28","country_code":"ES","type":"education","lineage":["https://openalex.org/I82767444"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Navarro Angeles","raw_affiliation_strings":["Univ Malaga, Universidad de Malaga, Fac Ciencias, Ctr Hidrogeol"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Univ Malaga, Universidad de Malaga, Fac Ciencias, Ctr Hidrogeol","institution_ids":["https://openalex.org/I82767444"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Gran-Tejero Rubén","orcid":null},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Gran-Tejero Rubén","raw_affiliation_strings":["Sociedad de Amigos del Museo Paleontol\u00f3gico de la Universidad de Zaragoza"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sociedad de Amigos del Museo Paleontol\u00f3gico de la Universidad de Zaragoza","institution_ids":["https://openalex.org/I255234318"]}]},{"author_position":"last","author":{"id":null,"display_name":"Suárez-Gracia Darío","orcid":null},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Suárez-Gracia Darío","raw_affiliation_strings":["Sociedad de Amigos del Museo Paleontol\u00f3gico de la Universidad de Zaragoza"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sociedad de Amigos del Museo Paleontol\u00f3gico de la Universidad de Zaragoza","institution_ids":["https://openalex.org/I255234318"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06503198,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.8006510734558105},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.648499608039856},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6442034244537354},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6161320209503174},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.49776962399482727},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48991531133651733},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.05778467655181885}],"concepts":[{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.8006510734558105},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.648499608039856},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6442034244537354},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6161320209503174},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.49776962399482727},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48991531133651733},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.05778467655181885}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.3233/978-1-61499-843-3-677","is_oa":false,"landing_page_url":"https://doi.org/10.3233/978-1-61499-843-3-677","pdf_url":null,"source":{"id":"https://openalex.org/S4210175178","display_name":"Advances in parallel computing","issn_l":"0927-5452","issn":["0927-5452","1879-808X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Parallel Computing","raw_type":"book-chapter"},{"id":"pmh:oai:research-information.bris.ac.uk:publications/9cd868d0-3c98-4ad9-9ec4-9df41e84e563","is_oa":true,"landing_page_url":"http://www.scopus.com/inward/record.url?scp=85043578938&partnerID=8YFLogxK","pdf_url":"https://research-information.bris.ac.uk/ws/files/175759251/Jose_Nunez_Yanez_simultaneous_multiprocessing_fpga_short.pdf","source":{"id":"https://openalex.org/S4306400895","display_name":"Bristol Research (University of Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I36234482","host_organization_name":"University of Bristol","host_organization_lineage":["https://openalex.org/I36234482"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""},{"id":"pmh:oai:research-information.bris.ac.uk:publications/9cd868d0-3c98-4ad9-9ec4-9df41e84e563","is_oa":true,"landing_page_url":"https://research-information.bris.ac.uk/en/publications/9cd868d0-3c98-4ad9-9ec4-9df41e84e563","pdf_url":"https://research-information.bris.ac.uk/ws/files/175759251/Jose_Nunez_Yanez_simultaneous_multiprocessing_fpga_short.pdf","source":{"id":"https://openalex.org/S4306400895","display_name":"Bristol Research (University of Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I36234482","host_organization_name":"University of Bristol","host_organization_lineage":["https://openalex.org/I36234482"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Nunez-Yanez, J, Hosseinabady, M, Rodr\u00edguez, A, Asenjo, R, Navarro, A, Gran-Tejero, R & Su\u00e1rez-Gracia, D 2018, Simultaneous Multiprocessing on a FPGA+CPU Heterogeneous System-On-Chip. in Parallel Computing is Everywhere. Advances in Parallel Computing, vol. 32, IOS Press, pp. 677-686. https://doi.org/10.3233/978-1-61499-843-3-677","raw_type":"contributionToPeriodical"},{"id":"pmh:oai:research-information.bris.ac.uk:openaire/9cd868d0-3c98-4ad9-9ec4-9df41e84e563","is_oa":true,"landing_page_url":"https://hdl.handle.net/1983/9cd868d0-3c98-4ad9-9ec4-9df41e84e563","pdf_url":null,"source":{"id":"https://openalex.org/S4306400895","display_name":"Bristol Research (University of Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I36234482","host_organization_name":"University of Bristol","host_organization_lineage":["https://openalex.org/I36234482"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Nunez-Yanez, J, Hosseinabady, M, Rodr\u00edguez, A, Asenjo, R, Navarro, A, Gran-Tejero, R & Su\u00e1rez-Gracia, D 2018, Simultaneous Multiprocessing on a FPGA+CPU Heterogeneous System-On-Chip. in Parallel Computing is Everywhere. Advances in Parallel Computing, vol. 32, IOS Press, pp. 677-686. https://doi.org/10.3233/978-1-61499-843-3-677","raw_type":"contributionToPeriodical"}],"best_oa_location":{"id":"pmh:oai:research-information.bris.ac.uk:publications/9cd868d0-3c98-4ad9-9ec4-9df41e84e563","is_oa":true,"landing_page_url":"http://www.scopus.com/inward/record.url?scp=85043578938&partnerID=8YFLogxK","pdf_url":"https://research-information.bris.ac.uk/ws/files/175759251/Jose_Nunez_Yanez_simultaneous_multiprocessing_fpga_short.pdf","source":{"id":"https://openalex.org/S4306400895","display_name":"Bristol Research (University of Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I36234482","host_organization_name":"University of Bristol","host_organization_lineage":["https://openalex.org/I36234482"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2794507636.pdf","grobid_xml":"https://content.openalex.org/works/W2794507636.grobid-xml"},"referenced_works_count":5,"referenced_works":["https://openalex.org/W2009552174","https://openalex.org/W2049618516","https://openalex.org/W2057057215","https://openalex.org/W2295816259","https://openalex.org/W2574081658"],"related_works":["https://openalex.org/W1980880150","https://openalex.org/W2096844293","https://openalex.org/W325986762","https://openalex.org/W2092845486","https://openalex.org/W2363944576","https://openalex.org/W4237297230","https://openalex.org/W2159088946","https://openalex.org/W2509294597","https://openalex.org/W1809394610","https://openalex.org/W2351041855"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,69,107],"investigate":[4],"how":[5],"to":[6,12,62,82,111],"enhance":[7],"an":[8],"existing":[9],"software-defined":[10],"framework":[11],"reduce":[13],"overheads":[14],"and":[15,49],"enable":[16],"the":[17,22,51,59,67,76,80,91,118,125],"parallel":[18],"utilization":[19],"of":[20,56,128],"all":[21,79],"programmable":[23],"processing":[24,52],"resources":[25,81],"present":[26],"in":[27,114],"systems":[28],"that":[29,73,90],"include":[30],"FPGA-based":[31],"hardware":[32,39,60,133],"accelerators.":[33],"To":[34],"remove":[35],"overheads,":[36],"a":[37,64,71],"new":[38],"platform":[40,94],"is":[41],"created":[42],"based":[43],"on":[44,132],"interrupts,":[45],"which":[46],"removes":[47],"spin-locks":[48],"frees":[50],"resources.":[53],"Additionally,":[54,106],"instead":[55],"simply":[57],"using":[58],"accelerator":[61],"offload":[63],"task":[65],"from":[66],"CPU,":[68],"propose":[70],"scheduler":[72],"dynamically":[74],"distributes":[75],"tasks":[77],"among":[78],"minimize":[83],"load":[84],"unbalance.":[85],"The":[86],"experimental":[87],"evaluation":[88],"shows":[89],"interrupt-based":[92],"heterogeneous":[93],"increases":[95],"performance":[96],"by":[97,104],"up":[98],"22%":[99],"while":[100],"reducing":[101],"energy":[102,129],"requirements":[103,130],"15%.":[105],"measure":[108],"between":[109],"50%":[110],"25%":[112],"reduction":[113],"execution":[115,123],"time":[116],"when":[117],"CPU":[119],"cores":[120],"assist":[121],"FPGA":[122],"at":[124],"same":[126],"level":[127],"depending":[131],"speed-ups.":[134]},"counts_by_year":[],"updated_date":"2026-08-18T07:49:30.821534","created_date":"2018-04-06T00:00:00"}