{"id":"https://openalex.org/W2795056254","doi":"https://doi.org/10.3233/978-1-61499-843-3-632","title":"Pipelined Streaming Computation of Histogram in FPGA OpenCL","display_name":"Pipelined Streaming Computation of Histogram in FPGA OpenCL","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W2795056254","doi":"https://doi.org/10.3233/978-1-61499-843-3-632","mag":"2795056254"},"language":"en","primary_location":{"id":"doi:10.3233/978-1-61499-843-3-632","is_oa":false,"landing_page_url":"https://doi.org/10.3233/978-1-61499-843-3-632","pdf_url":null,"source":{"id":"https://openalex.org/S4210175178","display_name":"Advances in parallel computing","issn_l":"0927-5452","issn":["0927-5452","1879-808X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Parallel Computing","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://research-information.bris.ac.uk/en/publications/37325ced-cd8d-4056-bcd3-c16fc9b552d9","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000075032","display_name":"Mohammad Hosseinabady","orcid":"https://orcid.org/0000-0003-3989-4999"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Hosseinabady Mohammad","raw_affiliation_strings":["Department of Electrical & Electronic Engineering"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Electronic Engineering","institution_ids":[]}]},{"author_position":"last","author":{"id":null,"display_name":"Nunez-Yanez Jose Luis","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Nunez-Yanez Jose Luis","raw_affiliation_strings":["Microelectronics"],"affiliations":[{"raw_affiliation_string":"Microelectronics","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5000075032"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.3554,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.77407932,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8170552253723145},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6506174802780151},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6014801859855652},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5826575756072998},{"id":"https://openalex.org/keywords/histogram","display_name":"Histogram","score":0.5532115697860718},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2518214285373688},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17818021774291992},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11866718530654907},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.11214408278465271}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8170552253723145},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6506174802780151},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6014801859855652},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5826575756072998},{"id":"https://openalex.org/C53533937","wikidata":"https://www.wikidata.org/wiki/Q185020","display_name":"Histogram","level":3,"score":0.5532115697860718},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2518214285373688},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17818021774291992},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11866718530654907},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.11214408278465271}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.3233/978-1-61499-843-3-632","is_oa":false,"landing_page_url":"https://doi.org/10.3233/978-1-61499-843-3-632","pdf_url":null,"source":{"id":"https://openalex.org/S4210175178","display_name":"Advances in parallel computing","issn_l":"0927-5452","issn":["0927-5452","1879-808X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Parallel Computing","raw_type":"book-chapter"},{"id":"pmh:oai:research-information.bris.ac.uk:publications/37325ced-cd8d-4056-bcd3-c16fc9b552d9","is_oa":true,"landing_page_url":null,"pdf_url":"https://research-information.bris.ac.uk/en/publications/37325ced-cd8d-4056-bcd3-c16fc9b552d9","source":{"id":"https://openalex.org/S4306400895","display_name":"Bristol Research (University of Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I36234482","host_organization_name":"University of Bristol","host_organization_lineage":["https://openalex.org/I36234482"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""},{"id":"pmh:oai:research-information.bris.ac.uk:openaire/37325ced-cd8d-4056-bcd3-c16fc9b552d9","is_oa":true,"landing_page_url":"https://research-information.bris.ac.uk/en/publications/37325ced-cd8d-4056-bcd3-c16fc9b552d9","pdf_url":null,"source":{"id":"https://openalex.org/S4306400895","display_name":"Bristol Research (University of Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I36234482","host_organization_name":"University of Bristol","host_organization_lineage":["https://openalex.org/I36234482"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Hosseinabady, M & Nunez-Yanez, J L 2018, Pipelined Streaming Computation of Histogram in FPGA OpenCL. in Parallel Computing is Everywhere. Advances in Parallel Computing, vol. 32, IOS Press, pp. 632-641. https://doi.org/10.3233/978-1-61499-843-3-632","raw_type":"contributionToPeriodical"},{"id":"pmh:oai:research-information.bris.ac.uk:openaire_cris_publications/37325ced-cd8d-4056-bcd3-c16fc9b552d9","is_oa":true,"landing_page_url":"https://hdl.handle.net/1983/37325ced-cd8d-4056-bcd3-c16fc9b552d9","pdf_url":null,"source":{"id":"https://openalex.org/S4306400895","display_name":"Bristol Research (University of Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I36234482","host_organization_name":"University of Bristol","host_organization_lineage":["https://openalex.org/I36234482"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Hosseinabady, M & Nunez-Yanez, J L 2018, Pipelined Streaming Computation of Histogram in FPGA OpenCL. in Parallel Computing is Everywhere. Advances in Parallel Computing, vol. 32, IOS Press, pp. 632-641. https://doi.org/10.3233/978-1-61499-843-3-632","raw_type":"contributionToPeriodical"}],"best_oa_location":{"id":"pmh:oai:research-information.bris.ac.uk:publications/37325ced-cd8d-4056-bcd3-c16fc9b552d9","is_oa":true,"landing_page_url":null,"pdf_url":"https://research-information.bris.ac.uk/en/publications/37325ced-cd8d-4056-bcd3-c16fc9b552d9","source":{"id":"https://openalex.org/S4306400895","display_name":"Bristol Research (University of Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I36234482","host_organization_name":"University of Bristol","host_organization_lineage":["https://openalex.org/I36234482"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2795056254.pdf","grobid_xml":"https://content.openalex.org/works/W2795056254.grobid-xml"},"referenced_works_count":9,"referenced_works":["https://openalex.org/W1558703166","https://openalex.org/W1979593580","https://openalex.org/W2006228322","https://openalex.org/W2039283011","https://openalex.org/W2109449860","https://openalex.org/W2130283598","https://openalex.org/W2343695530","https://openalex.org/W2522116871","https://openalex.org/W2626616508"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2111241003","https://openalex.org/W2390279801","https://openalex.org/W4391913857","https://openalex.org/W2358668433","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487"],"abstract_inverted_index":{"The":[0,74,98,147,199],"emergence":[1],"of":[2,162,191,202],"High-Level":[3],"Synthesis":[4],"(HLS)":[5],"techniques":[6],"and":[7,71,83,89,137,164,186,195],"tools,":[8],"along":[9],"with":[10,113,134,144,168],"new":[11],"features":[12],"in":[13,126],"high-end":[14,62],"FPGAs":[15,26,63],"such":[16],"as":[17,44],"multi-port":[18],"memory":[19],"interfaces,":[20],"has":[21],"enabled":[22],"designers":[23],"to":[24,40,153,184],"utilize":[25],"not":[27,151],"only":[28],"for":[29,33],"compute-bound":[30],"but":[31],"also":[32],"memory-bound":[34,46],"tasks.":[35],"This":[36],"paper":[37],"explains":[38],"how":[39],"efficiently":[41],"parallelise":[42],"histogram,":[43],"a":[45],"task,":[47],"utilizing":[48],"the":[49,108,123,127,160,192,203],"OpenCL":[50],"framework":[51],"running":[52,79],"on":[53,60,80,104],"FPGA.":[54],"We":[55],"have":[56],"run":[57],"our":[58,178],"implementation":[59,149,180],"three":[61],"including":[64],"Alpha":[65,68],"Data":[66,69],"7v3,":[67,81],"ADM-PCIE-KU3":[70],"Xilinx":[72],"KU115.":[73],"256":[75],"fixed-width":[76],"bins":[77],"histogram":[78],"KU3":[82],"KU115":[84,105],"platforms":[85],"shows":[86,119,176],"8.38,":[87],"15.29":[88],"38.57":[90,102],"Giga":[91],"bin":[92],"Update":[93],"Per":[94],"Second":[95],"(GUPS),":[96],"respectively.":[97,198],"best":[99],"result,":[100],"i.e.,":[101],"GUPS":[103,136],"platform":[106],"defeats":[107],"Nvidia":[109],"GeForce":[110,193],"1060":[111,194],"GPU":[112,163],"31.36":[114],"GUPS.":[115,146],"In":[116],"addition,":[117],"it":[118],"better":[120],"performance":[121,161],"than":[122,189],"one":[124],"obtained":[125],"dual":[128],"socket":[129],"8-core":[130],"Intel":[131,139],"Xeon":[132,140],"E5-2690":[133],"13":[135],"60-core":[138],"Phi":[141],"5110P":[142],"coprocessor":[143],"18":[145],"proposed":[148],"is":[150],"sensitive":[152],"locally":[154,172],"invariant":[155,173],"(LI)":[156],"data":[157,174],"sets,":[158],"while":[159],"CPU":[165],"implementations":[166],"drops":[167],"LI":[169],"data.":[170],"Processing":[171],"sets":[175],"that":[177,190],"FPGA":[179],"can":[181],"be":[182],"up":[183],"91.4%":[185],"44.9%":[187],"faster":[188],"1080":[196],"GPUs,":[197],"source":[200],"codes":[201],"designs":[204],"are":[205],"available":[206],"at":[207],"https://github.com/Hosseinabady/histogram_sdaccel.":[208]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-04-16T08:26:57.006410","created_date":"2018-04-06T00:00:00"}