{"id":"https://openalex.org/W2572546943","doi":"https://doi.org/10.3233/978-1-61499-621-7-673","title":"SYCL: Single-source C++ accelerator programming","display_name":"SYCL: Single-source C++ accelerator programming","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2572546943","doi":"https://doi.org/10.3233/978-1-61499-621-7-673","mag":"2572546943"},"language":"en","primary_location":{"id":"doi:10.3233/978-1-61499-621-7-673","is_oa":false,"landing_page_url":"https://doi.org/10.3233/978-1-61499-621-7-673","pdf_url":null,"source":{"id":"https://openalex.org/S4210175178","display_name":"Advances in parallel computing","issn_l":"0927-5452","issn":["0927-5452","1879-808X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Parallel Computing","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Reyes Ruyman","orcid":null},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Reyes Ruyman","raw_affiliation_strings":["University of Edinburgh, Edinburgh, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Edinburgh, Edinburgh, United Kingdom","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"last","author":{"id":null,"display_name":"Lomüller Victor","orcid":null},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Lomüller Victor","raw_affiliation_strings":["Universit\u00e9 Grenoble Alpes, Saint-Martin-d'H\u00e8res, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universit\u00e9 Grenoble Alpes, Saint-Martin-d'H\u00e8res, France","institution_ids":["https://openalex.org/I899635006"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I98677209"],"apc_list":null,"apc_paid":null,"fwci":2.2401,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.88619403,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"673","last_page":"682"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9812999963760376,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.44117286801338196}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44117286801338196}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.3233/978-1-61499-621-7-673","is_oa":false,"landing_page_url":"https://doi.org/10.3233/978-1-61499-621-7-673","pdf_url":null,"source":{"id":"https://openalex.org/S4210175178","display_name":"Advances in parallel computing","issn_l":"0927-5452","issn":["0927-5452","1879-808X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Parallel Computing","raw_type":"book-chapter"},{"id":"mag:2572546943","is_oa":false,"landing_page_url":"https://dblp.uni-trier.de/db/conf/parco/parco2015.html#ReyesL15","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"Parallel Computing","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W4391913857","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052"],"abstract_inverted_index":{"Hybrid":[0],"systems":[1,43],"have":[2,76],"been":[3,77,140,195],"massively":[4],"adopted":[5],"in":[6,27],"high":[7],"performance":[8],"clusters":[9],"and":[10,36,53,64,69,88,96,113,155,170,207],"scientific":[11,89],"applications.":[12],"The":[13],"latest":[14,29],"Top500":[15],"[1]":[16],"HPC":[17],"list":[18],"shows":[19],"an":[20],"increased":[21],"number":[22,47],"of":[23,48,99,105,120,133,136,157,189],"heterogeneous":[24,107,179],"processing":[25],"elements":[26],"the":[28,97,106,118,121,134,151,186,190,202],"systems.":[30,84],"This":[31],"trend":[32],"continues":[33],"to":[34,57,79,93,124,178,197],"grow,":[35],"it":[37],"is":[38,102],"expected":[39],"that":[40,148,193],"future":[41],"Exascale":[42],"will":[44],"include":[45],"a":[46],"hybrid":[49,83],"cores":[50],"(GPUs,":[51],"FPGAs":[52],"others).":[54],"In":[55,181],"order":[56],"face":[58],"these":[59,81,130],"new":[60,82,126],"complex":[61,206],"architectures,":[62],"scientists":[63],"engineers":[65],"need":[66],"more":[67,205],"powerful":[68],"flexible":[70],"programming":[71,74,108,127],"environments.":[72],"New":[73],"environments":[75,128],"designed":[78],"program":[80],"However,":[85],"existing":[86,175],"libraries":[87],"applications":[90],"are":[91,115],"yet":[92],"be":[94],"ported,":[95],"effort":[98],"doing":[100],"so":[101],"noticeable.":[103],"Members":[104],"community,":[109],"including":[110],"both":[111],"academia":[112],"industry,":[114],"working":[116],"under":[117],"umbrella":[119],"Khronos":[122],"Group":[123],"design":[125],"for":[129,164],"platforms.":[131],"One":[132],"outcomes":[135],"this":[137,182],"work":[138,183],"has":[139],"SYCL":[141,159,191],"[2]:":[142],"A":[143],"C++":[144,167,176],"cross-platform":[145],"abstraction":[146],"layer":[147],"builds":[149],"on":[150,204],"underlying":[152],"concepts,":[153],"portability":[154],"efficiency":[156],"OpenCL.":[158],"offers":[160],"intuitive":[161],"single-source":[162],"development":[163],"accelerators":[165],"using":[166],"templated":[168],"functions,":[169],"can":[171],"greatly":[172],"facilitate":[173],"porting":[174],"code":[177],"architectures.":[180],"we":[184],"present":[185],"main":[187],"features":[188],"interface":[192],"had":[194],"added":[196],"complement":[198],"OpenCL":[199],"[3]":[200],"towards":[201],"usage":[203],"high-level":[208],"codes.":[209]},"counts_by_year":[{"year":2025,"cited_by_count":6},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2017-01-26T00:00:00"}