{"id":"https://openalex.org/W2573927696","doi":"https://doi.org/10.3233/978-1-61499-621-7-563","title":"Exploring Automatically Generated Platforms in High Performance FPGAs","display_name":"Exploring Automatically Generated Platforms in High Performance FPGAs","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2573927696","doi":"https://doi.org/10.3233/978-1-61499-621-7-563","mag":"2573927696"},"language":"en","primary_location":{"id":"doi:10.3233/978-1-61499-621-7-563","is_oa":false,"landing_page_url":"https://doi.org/10.3233/978-1-61499-621-7-563","pdf_url":null,"source":{"id":"https://openalex.org/S4210175178","display_name":"Advances in parallel computing","issn_l":"0927-5452","issn":["0927-5452","1879-808X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Parallel Computing","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028218457","display_name":"Panagiotis Skrimponis","orcid":"https://orcid.org/0000-0003-4161-0641"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Skrimponis Panagiotis","raw_affiliation_strings":["University of Thessaly, Volos, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076996745","display_name":"Georgios Zindros","orcid":null},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Zindros Georgios","raw_affiliation_strings":["University of Thessaly, Volos, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082807523","display_name":"Ioannis Parnassos","orcid":null},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Parnassos Ioannis","raw_affiliation_strings":["University of Thessaly, Volos, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035284156","display_name":"Muhsen Owaida","orcid":null},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Owaida Muhsen","raw_affiliation_strings":["University of Thessaly, Volos, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062849403","display_name":"Nikolaos Bellas","orcid":"https://orcid.org/0000-0002-9522-9136"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Bellas Nikolaos","raw_affiliation_strings":["University of Thessaly, Volos, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020575991","display_name":"Paolo Ienne","orcid":"https://orcid.org/0000-0002-6142-7345"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Ienne Paolo","raw_affiliation_strings":["\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5028218457"],"corresponding_institution_ids":["https://openalex.org/I145722265"],"apc_list":null,"apc_paid":null,"fwci":0.448,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.68097015,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"563","last_page":"570"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7548058032989502},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5954417586326599},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4543735682964325},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44780126214027405}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7548058032989502},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5954417586326599},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4543735682964325},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44780126214027405}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.3233/978-1-61499-621-7-563","is_oa":false,"landing_page_url":"https://doi.org/10.3233/978-1-61499-621-7-563","pdf_url":null,"source":{"id":"https://openalex.org/S4210175178","display_name":"Advances in parallel computing","issn_l":"0927-5452","issn":["0927-5452","1879-808X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Parallel Computing","raw_type":"book-chapter"},{"id":"pmh:oai:ir.lib.uth.gr:11615/79115","is_oa":false,"landing_page_url":"http://hdl.handle.net/11615/79115","pdf_url":null,"source":{"id":"https://openalex.org/S4306400243","display_name":"University of Thessaly Institutional Repository (University of Thessaly)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I145722265","host_organization_name":"University of Thessaly","host_organization_lineage":["https://openalex.org/I145722265"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Advances in Parallel Computing","raw_type":"conferenceItem"},{"id":"mag:2573927696","is_oa":false,"landing_page_url":"https://dblp.uni-trier.de/db/conf/parco/parco2015.html#SkrimponisZPOBI15","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"Parallel Computing","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2039948792","https://openalex.org/W2080380374","https://openalex.org/W2125703639"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"Incorporating":[0],"FPGA-based":[1],"acceleration":[2],"in":[3],"high":[4],"performance":[5],"systems":[6],"demands":[7],"efficient":[8,76],"generation":[9],"of":[10,30,39,62],"complete":[11,33],"system":[12,34,44,63,70,77],"architecture":[13],"with":[14,36],"multiple":[15],"accelerators,":[16],"memory":[17],"hierarchies,":[18],"bus":[19],"structures":[20],"and":[21,48,79],"interfaces.":[22],"In":[23],"this":[24],"work":[25],"we":[26,72],"explore":[27],"a":[28,60,68],"set":[29,61],"heuristics":[31,65],"for":[32,43],"generation,":[35],"the":[37],"objective":[38],"developing":[40],"automatable":[41],"methodology":[42],"level":[45],"architectural":[46],"exploration":[47],"generation.":[49],"Our":[50],"experimental":[51],"analysis":[52],"on":[53,67],"two":[54],"test":[55],"cases":[56],"demonstrates":[57],"that":[58],"applying":[59],"optimization":[64],"incrementally":[66],"baseline":[69],"configuration,":[71],"can":[73],"converge":[74],"to":[75],"designs":[78],"reach":[80],"target":[81],"performance.":[82]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2017-01-26T00:00:00"}