{"id":"https://openalex.org/W2574918252","doi":"https://doi.org/10.3233/978-1-61499-621-7-175","title":"Hybrid Coarrays: a PGAS Feature for Many-Core Architectures","display_name":"Hybrid Coarrays: a PGAS Feature for Many-Core Architectures","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2574918252","doi":"https://doi.org/10.3233/978-1-61499-621-7-175","mag":"2574918252"},"language":"en","primary_location":{"id":"doi:10.3233/978-1-61499-621-7-175","is_oa":false,"landing_page_url":"https://doi.org/10.3233/978-1-61499-621-7-175","pdf_url":null,"source":{"id":"https://openalex.org/S4210175178","display_name":"Advances in parallel computing","issn_l":"0927-5452","issn":["0927-5452","1879-808X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Parallel Computing","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047108954","display_name":"Valeria Cardellini","orcid":"https://orcid.org/0000-0002-6870-7083"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Cardellini Valeria","raw_affiliation_strings":["University of Rome Tor Vergata, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Rome Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002862164","display_name":"Alessandro Fanfarillo","orcid":"https://orcid.org/0000-0003-3487-7452"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Fanfarillo Alessandro","raw_affiliation_strings":["University of Rome Tor Vergata, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Rome Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031298177","display_name":"Salvatore Filippone","orcid":"https://orcid.org/0000-0002-5859-7538"},"institutions":[{"id":"https://openalex.org/I82284825","display_name":"Cranfield University","ror":"https://ror.org/05cncd958","country_code":"GB","type":"education","lineage":["https://openalex.org/I82284825"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Filippone Salvatore","raw_affiliation_strings":["Cranfield University, Cranfield, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cranfield University, Cranfield, United Kingdom","institution_ids":["https://openalex.org/I82284825"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060296316","display_name":"Damian Rouson","orcid":"https://orcid.org/0000-0002-2344-868X"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rouson Damian","raw_affiliation_strings":["Stanford University, Stanford, United States"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Stanford University, Stanford, United States","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5047108954"],"corresponding_institution_ids":["https://openalex.org/I116067653"],"apc_list":null,"apc_paid":null,"fwci":1.8831,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.87245685,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/partitioned-global-address-space","display_name":"Partitioned global address space","score":0.9219493865966797},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5569015741348267},{"id":"https://openalex.org/keywords/feature","display_name":"Feature (linguistics)","score":0.4551543891429901},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.377002477645874},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3370905816555023},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.25208476185798645},{"id":"https://openalex.org/keywords/linguistics","display_name":"Linguistics","score":0.05496332049369812},{"id":"https://openalex.org/keywords/philosophy","display_name":"Philosophy","score":0.039458006620407104}],"concepts":[{"id":"https://openalex.org/C60832428","wikidata":"https://www.wikidata.org/wiki/Q945818","display_name":"Partitioned global address space","level":3,"score":0.9219493865966797},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5569015741348267},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.4551543891429901},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.377002477645874},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3370905816555023},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.25208476185798645},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.05496332049369812},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.039458006620407104},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.3233/978-1-61499-621-7-175","is_oa":false,"landing_page_url":"https://doi.org/10.3233/978-1-61499-621-7-175","pdf_url":null,"source":{"id":"https://openalex.org/S4210175178","display_name":"Advances in parallel computing","issn_l":"0927-5452","issn":["0927-5452","1879-808X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Parallel Computing","raw_type":"book-chapter"},{"id":"pmh:oai:art.torvergata.it:2108/148547","is_oa":false,"landing_page_url":"http://hdl.handle.net/2108/148547","pdf_url":null,"source":{"id":"https://openalex.org/S4306400993","display_name":"Cineca Institutional Research Information System (Tor Vergata University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I116067653","host_organization_name":"University of Rome Tor Vergata","host_organization_lineage":["https://openalex.org/I116067653"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1837653564","https://openalex.org/W1981220134","https://openalex.org/W1983694168","https://openalex.org/W2000428954","https://openalex.org/W2012173227","https://openalex.org/W2013917929","https://openalex.org/W2020261724","https://openalex.org/W2025388037","https://openalex.org/W2055907446","https://openalex.org/W2056999868","https://openalex.org/W2063490498","https://openalex.org/W2127845986","https://openalex.org/W2140300123","https://openalex.org/W2610996097"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2494227547","https://openalex.org/W2133695315","https://openalex.org/W4236792535","https://openalex.org/W2052234289","https://openalex.org/W1786600822","https://openalex.org/W2108125751","https://openalex.org/W4403510987"],"abstract_inverted_index":{"Accelerators":[0],"such":[1],"as":[2,11,86,88],"NVIDIA":[3],"GPUs":[4],"and":[5,37,118],"Intel":[6,21],"MICs":[7,22],"are":[8],"currently":[9,200],"provided":[10],"co-processor":[12],"devices,":[13],"usable":[14],"only":[15],"through":[16],"a":[17,42,72,121,125,144,164,178],"CPU":[18,36],"host.":[19],"For":[20],"it":[23],"is":[24,192],"planned":[25],"that":[26,103],"this":[27,140],"constraint":[28],"will":[29,39,67],"be":[30,68],"lifted":[31],"in":[32,76,97],"the":[33,61,65,79,106,109,129,151,157,168,173,185,196,203],"near":[34],"future:":[35],"accelerator(s)":[38],"then":[40],"form":[41],"single,":[43],"many-core,":[44],"processor":[45],"capable":[46,148],"of":[47,50,82,132,149,154,160,184],"peak":[48],"performance":[49,107],"several":[51],"Teraflops":[52],"with":[53,156,177],"high":[54],"energy":[55],"efficiency.":[56],"In":[57,139],"order":[58],"to":[59,70,78,175],"exploit":[60],"available":[62],"computational":[63,158],"power,":[64],"user":[66,174],"compelled":[69],"write":[71],"code":[73],"more":[74],"“hardware-aware”,":[75],"contrast":[77],"common":[80],"philosophy":[81],"hiding":[83],"hardware":[84,182],"details":[85],"much":[87],"possible.":[89],"The":[90],"simple":[91],"two-sided":[92],"communication":[93],"approach":[94,123],"often":[95],"used":[96],"message-passing":[98],"applications":[99],"introduces":[100],"synchronization":[101],"costs":[102],"may":[104],"limit":[105],"on":[108,194],"next":[110],"generation":[111],"machines.":[112,187],"PGAS":[113],"languages,":[114],"like":[115],"coarray":[116,146,190,197],"Fortran":[117,169,205],"UPC,":[119],"propose":[120,143,163],"one-sided":[122],"where":[124],"process":[126,134],"accesses":[127],"directly":[128],"remote":[130],"memory":[131],"another":[133],"without":[135],"interrupting":[136],"its":[137],"execution.":[138],"paper,":[141],"we":[142],"CUDA-aware":[145],"implementation,":[147],"merging":[150],"expressive":[152],"syntax":[153,180],"coarrays":[155],"power":[159],"GPUs.":[161],"We":[162],"new":[165],"keyword":[166],"for":[167],"language,":[170],"which":[171],"allows":[172],"map":[176],"high-level":[179],"some":[181],"features":[183],"many-core":[186],"Our":[188],"hybrid":[189],"implementation":[191],"based":[193],"OpenCoarrays,":[195],"transport":[198],"layer":[199],"adopted":[201],"by":[202],"GNU":[204],"compiler.":[206]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2017-01-26T00:00:00"}