{"id":"https://openalex.org/W2964345505","doi":"https://doi.org/10.3233/978-1-60750-774-1-195","title":"Fast Distributed Process Creation with the XMOS XS1 Architecture","display_name":"Fast Distributed Process Creation with the XMOS XS1 Architecture","publication_year":2011,"publication_date":"2011-01-01","ids":{"openalex":"https://openalex.org/W2964345505","doi":"https://doi.org/10.3233/978-1-60750-774-1-195","mag":"2964345505"},"language":"en","primary_location":{"id":"doi:10.3233/978-1-60750-774-1-195","is_oa":false,"landing_page_url":"https://doi.org/10.3233/978-1-60750-774-1-195","pdf_url":null,"source":{"id":"https://openalex.org/S4306463470","display_name":"IOS Press eBooks","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310318577","host_organization_name":"IOS Press","host_organization_lineage":["https://openalex.org/P4310318577"],"host_organization_lineage_names":["IOS Press"],"type":"ebook platform"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Concurrent Systems Engineering Series","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086436619","display_name":"James W. Hanlon","orcid":null},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Hanlon James","raw_affiliation_strings":["University of Bristol"],"affiliations":[{"raw_affiliation_string":"University of Bristol","institution_ids":["https://openalex.org/I36234482"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030645280","display_name":"Simon Hollis","orcid":"https://orcid.org/0000-0003-3509-146X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hollis Simon J.","raw_affiliation_strings":["Microelectronics"],"affiliations":[{"raw_affiliation_string":"Microelectronics","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5086436619"],"corresponding_institution_ids":["https://openalex.org/I36234482"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.36573427,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6234191656112671},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6202373504638672},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.6088355183601379},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4004805088043213},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.353541761636734},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3471345901489258},{"id":"https://openalex.org/keywords/process-management","display_name":"Process management","score":0.3367840051651001},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22218236327171326},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1747119128704071},{"id":"https://openalex.org/keywords/history","display_name":"History","score":0.13534575700759888},{"id":"https://openalex.org/keywords/archaeology","display_name":"Archaeology","score":0.04631146788597107}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6234191656112671},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6202373504638672},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.6088355183601379},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4004805088043213},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.353541761636734},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3471345901489258},{"id":"https://openalex.org/C195094911","wikidata":"https://www.wikidata.org/wiki/Q14167904","display_name":"Process management","level":1,"score":0.3367840051651001},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22218236327171326},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1747119128704071},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.13534575700759888},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.04631146788597107}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.3233/978-1-60750-774-1-195","is_oa":false,"landing_page_url":"https://doi.org/10.3233/978-1-60750-774-1-195","pdf_url":null,"source":{"id":"https://openalex.org/S4306463470","display_name":"IOS Press eBooks","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310318577","host_organization_name":"IOS Press","host_organization_lineage":["https://openalex.org/P4310318577"],"host_organization_lineage_names":["IOS Press"],"type":"ebook platform"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Concurrent Systems Engineering Series","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W119954793","https://openalex.org/W1551569689","https://openalex.org/W1632178168","https://openalex.org/W1975059575","https://openalex.org/W2047352485","https://openalex.org/W2060032012","https://openalex.org/W2090409324","https://openalex.org/W2097755092","https://openalex.org/W2105524676","https://openalex.org/W2109065830","https://openalex.org/W2121082877","https://openalex.org/W3198160809"],"related_works":["https://openalex.org/W2588198209","https://openalex.org/W1909006023","https://openalex.org/W4205824991","https://openalex.org/W3200723557","https://openalex.org/W4312713546","https://openalex.org/W2362195430","https://openalex.org/W2347494122","https://openalex.org/W2567983276","https://openalex.org/W2802298219","https://openalex.org/W2038503502"],"abstract_inverted_index":{"The":[0],"provision":[1],"of":[2,24,28,35,51,74,112,129],"mechanisms":[3],"for":[4,90],"processor":[5],"allocation":[6,50],"in":[7],"current":[8],"distributed":[9],"parallel":[10],"programming":[11],"models":[12],"is":[13,44],"very":[14],"limited.":[15],"This":[16,39,66],"makes":[17],"difficult,":[18],"or":[19,47],"even":[20],"prohibits,":[21],"the":[22,69,83,113],"expression":[23],"a":[25,32,54,88,91,109,132],"large":[26],"class":[27],"programs":[29,41],"which":[30],"require":[31],"run-time":[33],"assessment":[34],"their":[36],"required":[37],"resources.":[38],"includes":[40],"whose":[42],"structure":[43],"irregular,":[45],"composite":[46],"unbounded.":[48],"Efficient":[49],"processors":[52],"requires":[53],"process":[55,98],"creation":[56,99],"mechanism":[57,77],"able":[58],"to":[59,78,125],"initiate":[60],"and":[61,72,116],"terminate":[62],"remote":[63],"computations":[64,130],"quickly.":[65],"paper":[67],"presents":[68],"design,":[70],"demonstration":[71],"analysis":[73],"an":[75],"explicit":[76],"do":[79],"this,":[80],"implemented":[81],"on":[82],"XMOS":[84],"XS1":[85],"architecture,":[86],"as":[87],"foundation":[89],"more":[92],"dynamic":[93],"scheme.":[94],"It":[95],"shows":[96],"that":[97,105,117],"can":[100,119],"be":[101,120],"made":[102],"efficient":[103],"so":[104],"it":[106,118],"incurs":[107],"only":[108],"fractional":[110],"overhead":[111],"total":[114],"runtime":[115],"combined":[121],"naturally":[122],"with":[123],"recursion":[124],"enable":[126],"rapid":[127],"distribution":[128],"over":[131],"system.":[133]},"counts_by_year":[],"updated_date":"2025-12-28T23:10:05.387466","created_date":"2025-10-10T00:00:00"}
