{"id":"https://openalex.org/W2399760846","doi":"https://doi.org/10.3233/978-1-60750-530-3-600","title":"Speeding up combinational synthesis in an FPGA cluster","display_name":"Speeding up combinational synthesis in an FPGA cluster","publication_year":2010,"publication_date":"2010-01-01","ids":{"openalex":"https://openalex.org/W2399760846","doi":"https://doi.org/10.3233/978-1-60750-530-3-600","mag":"2399760846"},"language":"en","primary_location":{"id":"doi:10.3233/978-1-60750-530-3-600","is_oa":false,"landing_page_url":"https://doi.org/10.3233/978-1-60750-530-3-600","pdf_url":null,"source":{"id":"https://openalex.org/S4210175178","display_name":"Advances in parallel computing","issn_l":"0927-5452","issn":["0927-5452","1879-808X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Parallel Computing","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Pedraza César","orcid":null},"institutions":[{"id":"https://openalex.org/I182083151","display_name":"Universidad Rey Juan Carlos","ror":"https://ror.org/01v5cv687","country_code":"ES","type":"education","lineage":["https://openalex.org/I182083151"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Pedraza César","raw_affiliation_strings":["Universidad Rey Juan Carlos, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidad Rey Juan Carlos, Madrid, Spain","institution_ids":["https://openalex.org/I182083151"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102030277","display_name":"Javier Castillo","orcid":null},"institutions":[{"id":"https://openalex.org/I182083151","display_name":"Universidad Rey Juan Carlos","ror":"https://ror.org/01v5cv687","country_code":"ES","type":"education","lineage":["https://openalex.org/I182083151"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Castillo Javier","raw_affiliation_strings":["Universidad Rey Juan Carlos, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidad Rey Juan Carlos, Madrid, Spain","institution_ids":["https://openalex.org/I182083151"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Martínez José Ignacio","orcid":null},"institutions":[{"id":"https://openalex.org/I182083151","display_name":"Universidad Rey Juan Carlos","ror":"https://ror.org/01v5cv687","country_code":"ES","type":"education","lineage":["https://openalex.org/I182083151"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Martínez José Ignacio","raw_affiliation_strings":["Universidad Rey Juan Carlos, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidad Rey Juan Carlos, Madrid, Spain","institution_ids":["https://openalex.org/I182083151"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047612226","display_name":"P. Huerta","orcid":null},"institutions":[{"id":"https://openalex.org/I182083151","display_name":"Universidad Rey Juan Carlos","ror":"https://ror.org/01v5cv687","country_code":"ES","type":"education","lineage":["https://openalex.org/I182083151"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Huerta Pablo","raw_affiliation_strings":["Universidad Rey Juan Carlos, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidad Rey Juan Carlos, Madrid, Spain","institution_ids":["https://openalex.org/I182083151"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Bosque José Luis","orcid":null},"institutions":[{"id":"https://openalex.org/I13134134","display_name":"Universidad de Cantabria","ror":"https://ror.org/046ffzj20","country_code":"ES","type":"education","lineage":["https://openalex.org/I13134134"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Bosque José Luis","raw_affiliation_strings":["Universidad de Cantabria, Santander, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidad de Cantabria, Santander, Spain","institution_ids":["https://openalex.org/I13134134"]}]},{"author_position":"last","author":{"id":null,"display_name":"Cano Javier","orcid":null},"institutions":[{"id":"https://openalex.org/I182083151","display_name":"Universidad Rey Juan Carlos","ror":"https://ror.org/01v5cv687","country_code":"ES","type":"education","lineage":["https://openalex.org/I182083151"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Cano Javier","raw_affiliation_strings":["Universidad Rey Juan Carlos, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidad Rey Juan Carlos, Madrid, Spain","institution_ids":["https://openalex.org/I182083151"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.2675507,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9803000092506409,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9754999876022339,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7498986721038818},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7195138931274414},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5471687316894531},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48016542196273804},{"id":"https://openalex.org/keywords/cluster","display_name":"Cluster (spacecraft)","score":0.4540168046951294},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3514845371246338},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1455439329147339},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11192744970321655},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.06652313470840454}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7498986721038818},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7195138931274414},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5471687316894531},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48016542196273804},{"id":"https://openalex.org/C164866538","wikidata":"https://www.wikidata.org/wiki/Q367351","display_name":"Cluster (spacecraft)","level":2,"score":0.4540168046951294},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3514845371246338},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1455439329147339},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11192744970321655},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.06652313470840454}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.3233/978-1-60750-530-3-600","is_oa":false,"landing_page_url":"https://doi.org/10.3233/978-1-60750-530-3-600","pdf_url":null,"source":{"id":"https://openalex.org/S4210175178","display_name":"Advances in parallel computing","issn_l":"0927-5452","issn":["0927-5452","1879-808X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Advances in Parallel Computing","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2316202402","https://openalex.org/W2074043759","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841"],"abstract_inverted_index":{"One":[0],"important":[1],"issue":[2],"in":[3,70,116],"the":[4,11,50,53,63,66,73,80,109],"evolvable":[5],"hardware":[6],"area":[7,117],"is":[8],"speeding":[9],"up":[10],"combinational":[12,38,90],"circuits":[13,39],"synthesis.":[14],"This":[15,30,47],"can":[16,106],"be":[17],"mainly":[18],"achieved":[19],"by":[20,56],"using":[21],"genetic":[22,35],"programming":[23],"techniques":[24],"combined":[25],"with":[26,72,95],"parallel":[27,34],"systems":[28,94],"implementations.":[29],"paper":[31],"presents":[32],"a":[33,57],"program":[36],"for":[37,43,89],"synthesis":[40,92],"implemented":[41],"specifically":[42],"an":[44,85],"FPGA":[45,81],"cluster.":[46,76],"implementation":[48],"accelerates":[49],"computation":[51],"of":[52,93],"fitness":[54],"function":[55],"x400":[58],"factor.":[59],"The":[60],"experiments":[61],"test":[62],"algorithm":[64],"and":[65],"cluster":[67,82],"architecture":[68,83],"performance":[69,88],"comparison":[71],"Altamira":[74],"HPC":[75],"Results":[77],"show":[78],"that":[79],"delivers":[84],"interesting":[86],"high":[87],"circuit":[91],"more":[96],"than":[97],"eight":[98],"variables.":[99],"Being":[100],"able":[101],"to":[102,111],"tune":[103],"some":[104],"parameters":[105],"greatly":[107],"help":[108],"algorithms":[110],"find":[112],"new":[113],"optimized":[114],"implementations":[115],"or":[118],"speed.":[119]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2016-06-24T00:00:00"}