{"id":"https://openalex.org/W2117097094","doi":"https://doi.org/10.3217/jucs-013-03-0377","title":"Design and Implementation of the AMCC Self-Timed Microprocessor in FPGAs","display_name":"Design and Implementation of the AMCC Self-Timed Microprocessor in FPGAs","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2117097094","doi":"https://doi.org/10.3217/jucs-013-03-0377","mag":"2117097094"},"language":"en","primary_location":{"id":"pmh:oai:zenodo.org:6999788","is_oa":true,"landing_page_url":"https://zenodo.org/record/6999788","pdf_url":"https://zenodo.org/record/6999788","source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"JUCS - Journal of Universal Computer Science 13((3)) 377-387","raw_type":"info:eu-repo/semantics/article"},"type":"article","indexed_in":[],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://zenodo.org/record/6999788","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060102766","display_name":"Susana Ortega Cisneros","orcid":"https://orcid.org/0000-0001-6646-1529"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Susana Ortega Cisneros","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0001-6646-1529","affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060104328","display_name":"Juan Jos\u00e9 Raygoza Panduro","orcid":"https://orcid.org/0000-0002-8567-4981"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Juan Jos\u00e9 Raygoza Panduro","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0002-8567-4981","affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5088831112","display_name":"Alberto de la Mora G\u00e1lvez","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Alberto de la Mora G\u00e1lvez","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.16992318,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"13","issue":null,"first_page":"377","last_page":"387"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8692445755004883},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.802787721157074},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.752983570098877},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7112834453582764},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6363480091094971},{"id":"https://openalex.org/keywords/control-unit","display_name":"Control unit","score":0.5844129323959351},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5484998822212219},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4905802309513092},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.41825294494628906},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.358227014541626},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18561789393424988},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09510186314582825}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8692445755004883},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.802787721157074},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.752983570098877},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7112834453582764},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6363480091094971},{"id":"https://openalex.org/C81988521","wikidata":"https://www.wikidata.org/wiki/Q676838","display_name":"Control unit","level":2,"score":0.5844129323959351},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5484998822212219},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4905802309513092},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.41825294494628906},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.358227014541626},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18561789393424988},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09510186314582825},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"pmh:oai:zenodo.org:6999788","is_oa":true,"landing_page_url":"https://zenodo.org/record/6999788","pdf_url":"https://zenodo.org/record/6999788","source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"JUCS - Journal of Universal Computer Science 13((3)) 377-387","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.102.1668","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.102.1668","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.jucs.org/jucs_13_3/design_and_implementation_of/jucs_13_3_0377_0387_cisneros.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.669.2308","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.669.2308","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.jucs.org/jucs_13_3/design_and_implementation_of/jucs_13_3_0377_0387_cisneros.pdf","raw_type":"text"},{"id":"mag:2117097094","is_oa":false,"landing_page_url":"https://www.jucs.org/jucs_13_3/design_and_implementation_of/jucs_13_3_0377_0387_cisneros.pdf","pdf_url":null,"source":{"id":"https://openalex.org/S58563349","display_name":"JUCS - Journal of Universal Computer Science","issn_l":"0948-695X","issn":["0948-695X","0948-6968"],"is_oa":false,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310317875","host_organization_name":"Verlag der Technischen Universit\u00e4t Graz","host_organization_lineage":["https://openalex.org/P4310317875"],"host_organization_lineage_names":["Verlag der Technischen Universit\u00e4t Graz"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"JUCS - Journal of Universal Computer Science","raw_type":null}],"best_oa_location":{"id":"pmh:oai:zenodo.org:6999788","is_oa":true,"landing_page_url":"https://zenodo.org/record/6999788","pdf_url":"https://zenodo.org/record/6999788","source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"JUCS - Journal of Universal Computer Science 13((3)) 377-387","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320317037","display_name":"Universidad de Guadalajara","ror":"https://ror.org/043xj7k26"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2117097094.pdf","grobid_xml":"https://content.openalex.org/works/W2117097094.grobid-xml"},"referenced_works_count":4,"referenced_works":["https://openalex.org/W2099999929","https://openalex.org/W2106545930","https://openalex.org/W2117602593","https://openalex.org/W2153526788"],"related_works":["https://openalex.org/W2772500368","https://openalex.org/W2123893164","https://openalex.org/W2844351090","https://openalex.org/W2484964540","https://openalex.org/W2534969736","https://openalex.org/W2739750096","https://openalex.org/W2064560447","https://openalex.org/W2942512013","https://openalex.org/W2817376700","https://openalex.org/W2933014314","https://openalex.org/W2823287793","https://openalex.org/W1679106143","https://openalex.org/W2164444842","https://openalex.org/W1767220991","https://openalex.org/W2613083140","https://openalex.org/W2783261141","https://openalex.org/W1566762375","https://openalex.org/W2110823699","https://openalex.org/W2774145909","https://openalex.org/W2256702302"],"abstract_inverted_index":{"Abstract:":[0],"The":[1,83],"development":[2,45],"of":[3,24,40,48,66,74,80,85,90,97,109,111,127,129,135],"processors":[4,20],"with":[5,104],"full":[6],"custom":[7],"technology":[8],"has":[9],"some":[10],"disadvantages,":[11],"such":[12,36],"as":[13,37],"the":[14,19,22,25,32,44,56,59,63,72,75,78,81,95,98,107,112,119,125,130,133,140,144,146,152],"time":[15],"used":[16,31],"to":[17,94],"design":[18],"and":[21,46,58,70,103,122,149],"cost":[23,42],"implementation.":[26],"In":[27,52],"this":[28,86,105],"article":[29],"we":[30],"programmable":[33],"circuits":[34],"FPGA":[35],"an":[38,91,174],"option":[39],"low":[41],"for":[43],"implementation":[47,79],"Self-Timed":[49],"(ST)":[50],"systems.":[51],"addition":[53],"it":[54,117,123,161,169],"describes":[55],"architecture":[57],"modules":[60],"that":[61,116],"compose":[62],"Asynchronous":[64],"Microprocessor":[65],"Centralized":[67],"Control":[68],"(AMCC),":[69],"reviews":[71],"results":[73],"occupation":[76],"in":[77],"FPGA.":[82],"operation":[84],"processor":[87],"only":[88],"requires":[89],"external":[92,175],"pulse":[93,106],"input":[96],"first":[99],"asynchronous":[100],"control":[101,113],"block,":[102],"sequence":[108],"request-recognition":[110],"unit":[114],"begins,":[115],"activates":[118],"cycle":[120],"search":[121],"begins":[124],"process":[126],"execution":[128],"instructions,":[131],"without":[132],"need":[134],"having":[136],"a":[137],"clock":[138,154],"feeding":[139],"system.":[141],"Once":[142],"concluded":[143],"program,":[145],"microprocessor":[147],"stops":[148],"include":[150],"inherently":[151],"stoppable":[153],"feature;":[155],"i.e.,":[156],"circuit":[157],"is":[158,162,170],"stopped":[159],"if":[160],"not":[163],"required":[164],"(minimal":[165],"dynamic":[166],"consumption).":[167],"Until":[168],"activated":[171],"again":[172],"by":[173],"request":[176],"signal.":[177]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2016-06-24T00:00:00"}