{"id":"https://openalex.org/W1542168776","doi":"https://doi.org/10.3217/jucs-006-02-0227","title":"The Price of Routing in FPGAs","display_name":"The Price of Routing in FPGAs","publication_year":2020,"publication_date":"2020-04-07","ids":{"openalex":"https://openalex.org/W1542168776","doi":"https://doi.org/10.3217/jucs-006-02-0227","mag":"1542168776"},"language":"en","primary_location":{"id":"pmh:oai:zenodo.org:6995797","is_oa":true,"landing_page_url":"https://zenodo.org/record/6995797","pdf_url":"https://zenodo.org/record/6995797","source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"JUCS - Journal of Universal Computer Science 6((2)) 227-239","raw_type":"info:eu-repo/semantics/article"},"type":"article","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://zenodo.org/record/6995797","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035966925","display_name":"Florent de Dinechin","orcid":"https://orcid.org/0000-0003-4927-3301"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Florent de Dinechin","raw_affiliation_strings":["Computer arithmetic"],"affiliations":[{"raw_affiliation_string":"Computer arithmetic","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5035966925"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":17,"citation_normalized_percentile":{"value":0.00031516,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"6","issue":null,"first_page":"227","last_page":"239"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8343905210494995},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7983223795890808},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7615150809288025},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6967258453369141},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47857096791267395},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44312265515327454},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.4377390146255493},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4286990761756897},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.41255903244018555},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3573322892189026},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.060260385274887085}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8343905210494995},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7983223795890808},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7615150809288025},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6967258453369141},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47857096791267395},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44312265515327454},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.4377390146255493},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4286990761756897},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.41255903244018555},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3573322892189026},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.060260385274887085},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"pmh:oai:zenodo.org:6995797","is_oa":true,"landing_page_url":"https://zenodo.org/record/6995797","pdf_url":"https://zenodo.org/record/6995797","source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"JUCS - Journal of Universal Computer Science 6((2)) 227-239","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.635.5159","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.635.5159","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.jucs.org/jucs_6_2/the_price_of_routing/de_Dinechin_F.pdf","raw_type":"text"},{"id":"pmh:oai:HAL:inria-00072889v1","is_oa":true,"landing_page_url":"https://inria.hal.science/inria-00072889","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"RR-3772, INRIA. 1999","raw_type":"Reports"},{"id":"doi:10.3217/jucs-006-02-0227","is_oa":true,"landing_page_url":"https://doi.org/10.3217/jucs-006-02-0227","pdf_url":null,"source":{"id":"https://openalex.org/S4306400660","display_name":"TUGraz OPEN Library (Graz University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4092182","host_organization_name":"Graz University of Technology","host_organization_lineage":["https://openalex.org/I4092182"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"},{"id":"mag:1542168776","is_oa":false,"landing_page_url":"https://dblp.uni-trier.de/db/journals/jucs/jucs6.html#Dinechin00","pdf_url":null,"source":{"id":"https://openalex.org/S58563349","display_name":"JUCS - Journal of Universal Computer Science","issn_l":"0948-695X","issn":["0948-695X","0948-6968"],"is_oa":false,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310317875","host_organization_name":"Verlag der Technischen Universit\u00e4t Graz","host_organization_lineage":["https://openalex.org/P4310317875"],"host_organization_lineage_names":["Verlag der Technischen Universit\u00e4t Graz"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"JUCS - Journal of Universal Computer Science","raw_type":null}],"best_oa_location":{"id":"pmh:oai:zenodo.org:6995797","is_oa":true,"landing_page_url":"https://zenodo.org/record/6995797","pdf_url":"https://zenodo.org/record/6995797","source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"JUCS - Journal of Universal Computer Science 6((2)) 227-239","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5099999904632568,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1542168776.pdf","grobid_xml":"https://content.openalex.org/works/W1542168776.grobid-xml"},"referenced_works_count":5,"referenced_works":["https://openalex.org/W1485882448","https://openalex.org/W1746638620","https://openalex.org/W2056667966","https://openalex.org/W2117680301","https://openalex.org/W2157211828"],"related_works":["https://openalex.org/W1830708738","https://openalex.org/W2809370239","https://openalex.org/W2892494722","https://openalex.org/W2312340406","https://openalex.org/W3166559827","https://openalex.org/W2113289989","https://openalex.org/W136674180","https://openalex.org/W1915301661","https://openalex.org/W2158487712","https://openalex.org/W2212122461","https://openalex.org/W2790420854","https://openalex.org/W2984236338","https://openalex.org/W2096402241","https://openalex.org/W2107701025","https://openalex.org/W1512830972","https://openalex.org/W2120785033","https://openalex.org/W2144848513","https://openalex.org/W2546286391","https://openalex.org/W2112383202","https://openalex.org/W1985149763"],"abstract_inverted_index":{"Abstract:":[0],"Studying":[1],"the":[2,14,20,31],"architectural":[3],"evolution":[4],"of":[5,22,33],"mainstream":[6],"eld":[7],"programmable":[8],"gate":[9],"arrays":[10],"(FPGAs)":[11],"leads":[12],"to":[13,25,50,63],"following":[15],"remark:":[16],"in":[17],"these":[18],"circuits,":[19],"proportion":[21,32],"silicon":[23,34],"devoted":[24],"recongurable":[26],"routing":[27],"is":[28],"increasing,":[29],"reducing":[30],"available":[35],"for":[36],"computation":[37],"resources.":[38],"A":[39],"quantitative":[40],"analysis":[41],"shows":[42],"that":[43],"this":[44,64],"trend,":[45],"if":[46],"pursued,":[47],"will":[48],"lead":[49],"a":[51],"widening":[52],"gap":[53],"between":[54],"FPGA":[55],"performance":[56],"and":[57],"VLSI":[58],"performance.":[59],"Some":[60],"prospective":[61],"solutions":[62],"problem":[65],"are":[66],"discussed.":[67]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}