{"id":"https://openalex.org/W2171585829","doi":"https://doi.org/10.3217/jucs-003-02-0086","title":"Prototyping on the PC with Programmable Hardware","display_name":"Prototyping on the PC with Programmable Hardware","publication_year":2020,"publication_date":"2020-04-07","ids":{"openalex":"https://openalex.org/W2171585829","doi":"https://doi.org/10.3217/jucs-003-02-0086","mag":"2171585829"},"language":"en","primary_location":{"id":"pmh:oai:CiteSeerX.psu:10.1.1.96.8466","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.96.8466","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.jucs.org/jucs_3_2/prototyping_on_the_pc/Omar_J.pdf","raw_type":"text"},"type":"article","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.3217/jucs-003-02-0086","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087479262","display_name":"Jamaludin Bin Omar","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jamaludin Omar","raw_affiliation_strings":["Department of Electronics & Communication Engineering"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics & Communication Engineering","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052166718","display_name":"James M. Noras","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"James M. Noras","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.0028173,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10789","display_name":"Interactive and Immersive Displays","score":0.9821000099182129,"subfield":{"id":"https://openalex.org/subfields/1709","display_name":"Human-Computer Interaction"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9767000079154968,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8191006779670715},{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.8157023191452026},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6648697853088379},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.6467454433441162},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.6372216939926147},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.6297394633293152},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6027988791465759},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5001399517059326},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.49419310688972473},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.4397720396518707},{"id":"https://openalex.org/keywords/host","display_name":"Host (biology)","score":0.4302114248275757},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.4245935082435608},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3893336355686188},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.05923318862915039}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8191006779670715},{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.8157023191452026},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6648697853088379},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.6467454433441162},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.6372216939926147},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.6297394633293152},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6027988791465759},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5001399517059326},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.49419310688972473},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.4397720396518707},{"id":"https://openalex.org/C126831891","wikidata":"https://www.wikidata.org/wiki/Q221673","display_name":"Host (biology)","level":2,"score":0.4302114248275757},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.4245935082435608},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3893336355686188},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.05923318862915039},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"pmh:oai:CiteSeerX.psu:10.1.1.96.8466","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.96.8466","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.jucs.org/jucs_3_2/prototyping_on_the_pc/Omar_J.pdf","raw_type":"text"},{"id":"doi:10.3217/jucs-003-02-0086","is_oa":true,"landing_page_url":"https://doi.org/10.3217/jucs-003-02-0086","pdf_url":null,"source":{"id":"https://openalex.org/S4306400660","display_name":"TUGraz OPEN Library (Graz University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4092182","host_organization_name":"Graz University of Technology","host_organization_lineage":["https://openalex.org/I4092182"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"doi:10.3217/jucs-003-02-0086","is_oa":true,"landing_page_url":"https://doi.org/10.3217/jucs-003-02-0086","pdf_url":null,"source":{"id":"https://openalex.org/S4306400660","display_name":"TUGraz OPEN Library (Graz University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4092182","host_organization_name":"Graz University of Technology","host_organization_lineage":["https://openalex.org/I4092182"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"sustainable_development_goals":[{"score":0.4699999988079071,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W92481507","https://openalex.org/W104056895","https://openalex.org/W127229188","https://openalex.org/W1482363541","https://openalex.org/W1500505168","https://openalex.org/W1515570816","https://openalex.org/W1517096063","https://openalex.org/W1524850605","https://openalex.org/W1536621601","https://openalex.org/W1576362400","https://openalex.org/W1580516782","https://openalex.org/W1581542783","https://openalex.org/W1600692339","https://openalex.org/W1654166841","https://openalex.org/W1788776743","https://openalex.org/W1941202086","https://openalex.org/W1976838471","https://openalex.org/W1986303876","https://openalex.org/W2007173547","https://openalex.org/W2037093958","https://openalex.org/W2038406924","https://openalex.org/W2124200904","https://openalex.org/W2131540546","https://openalex.org/W2134718812","https://openalex.org/W2135313380","https://openalex.org/W2137622171","https://openalex.org/W2155256384","https://openalex.org/W2159646741"],"related_works":["https://openalex.org/W2834917188","https://openalex.org/W1524982032","https://openalex.org/W1489783049","https://openalex.org/W1825192206","https://openalex.org/W1984327403","https://openalex.org/W2908517302","https://openalex.org/W2090800765","https://openalex.org/W2133161097","https://openalex.org/W1976891669","https://openalex.org/W3147219977","https://openalex.org/W2007694091","https://openalex.org/W2127949994","https://openalex.org/W2288357622","https://openalex.org/W1860012832","https://openalex.org/W3148899525","https://openalex.org/W2105865767","https://openalex.org/W332613363","https://openalex.org/W1587956071","https://openalex.org/W2139435221","https://openalex.org/W2794180894"],"abstract_inverted_index":{"Abstract:":[0],"This":[1],"paper":[2],"describes":[3],"how":[4],"to":[5,54,58,62,76],"design":[6],"and":[7,13,18,41,61,69,82,96],"use":[8,79],"a":[9,26,94],"framework":[10],"of":[11,45],"hardware":[12,24,30,46],"software":[14],"for":[15],"flexible":[16],"interfacing":[17],"prototyping":[19],"on":[20],"the":[21,56,66,70],"PC.":[22],"The":[23],"comprises":[25],"card":[27],"with":[28,34],"programmable":[29],"provided":[31,53],"by":[32],"FPGAs,":[33],"an":[35],"interface":[36],"including":[37],"DMA":[38],"block":[39],"transfer":[40],"interrupts.":[42],"A":[43],"library":[44],"macros":[47],"is":[48],"described.":[49],"Software":[50],"routines":[51],"are":[52,74],"enable":[55],"FPGAs":[57],"be":[59,90],"programmed":[60],"allow":[63],"communication":[64],"between":[65],"host":[67],"PC":[68],"peripheral":[71],"card.":[72],"Examples":[73],"given":[75],"show":[77],"its":[78],"in":[80],"building":[81],"testing":[83],"designs,":[84],"so":[85],"that":[86],"new":[87],"applications":[88],"can":[89],"prototyped":[91],"quickly":[92],"using":[93],"proven":[95],"reliable":[97],"interface.":[98]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2016-06-24T00:00:00"}