{"id":"https://openalex.org/W7130820360","doi":"https://doi.org/10.31449/inf.v50i7.8356","title":"Comparative Performance Analysis of Nested and Non-Nested Transactional Variables in Software Transactional Memory","display_name":"Comparative Performance Analysis of Nested and Non-Nested Transactional Variables in Software Transactional Memory","publication_year":2026,"publication_date":"2026-02-21","ids":{"openalex":"https://openalex.org/W7130820360","doi":"https://doi.org/10.31449/inf.v50i7.8356"},"language":null,"primary_location":{"id":"doi:10.31449/inf.v50i7.8356","is_oa":true,"landing_page_url":"https://doi.org/10.31449/inf.v50i7.8356","pdf_url":"https://www.informatica.si/index.php/informatica/article/download/8356/6496","source":{"id":"https://openalex.org/S4210173311","display_name":"Informatica","issn_l":"0350-5596","issn":["0350-5596","1854-3871"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310314525","host_organization_name":"Slovenian Society Informatika","host_organization_lineage":["https://openalex.org/P4310314525"],"host_organization_lineage_names":["Slovenian Society Informatika"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Informatica","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.informatica.si/index.php/informatica/article/download/8356/6496","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5126528545","display_name":"Meenu Meenu","orcid":null},"institutions":[{"id":"https://openalex.org/I2799532815","display_name":"Madan Mohan Malaviya University of Technology","ror":"https://ror.org/04h1w2j35","country_code":"IN","type":"education","lineage":["https://openalex.org/I2799532815"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Meenu Meenu","raw_affiliation_strings":["Madan Mohan Malaviya University of Technology, Gorakhpur, Up, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Madan Mohan Malaviya University of Technology, Gorakhpur, Up, India","institution_ids":["https://openalex.org/I2799532815"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5126528545"],"corresponding_institution_ids":["https://openalex.org/I2799532815"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15439268,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"50","issue":"7","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.0006000000284984708,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.00019999999494757503,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/software-transactional-memory","display_name":"Software transactional memory","score":0.8159000277519226},{"id":"https://openalex.org/keywords/transactional-memory","display_name":"Transactional memory","score":0.6305000185966492},{"id":"https://openalex.org/keywords/heap","display_name":"Heap (data structure)","score":0.5825999975204468},{"id":"https://openalex.org/keywords/concurrency","display_name":"Concurrency","score":0.5464000105857849},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.45910000801086426},{"id":"https://openalex.org/keywords/rollback","display_name":"Rollback","score":0.3912000060081482},{"id":"https://openalex.org/keywords/memory-model","display_name":"Memory model","score":0.3824000060558319},{"id":"https://openalex.org/keywords/data-structure","display_name":"Data structure","score":0.3684999942779541},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.35899999737739563}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8543000221252441},{"id":"https://openalex.org/C167149655","wikidata":"https://www.wikidata.org/wiki/Q1189004","display_name":"Software transactional memory","level":4,"score":0.8159000277519226},{"id":"https://openalex.org/C134277064","wikidata":"https://www.wikidata.org/wiki/Q878206","display_name":"Transactional memory","level":3,"score":0.6305000185966492},{"id":"https://openalex.org/C134757568","wikidata":"https://www.wikidata.org/wiki/Q274089","display_name":"Heap (data structure)","level":2,"score":0.5825999975204468},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.5464000105857849},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5365999937057495},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5149000287055969},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.45910000801086426},{"id":"https://openalex.org/C174220543","wikidata":"https://www.wikidata.org/wiki/Q395307","display_name":"Rollback","level":3,"score":0.3912000060081482},{"id":"https://openalex.org/C12186640","wikidata":"https://www.wikidata.org/wiki/Q6815743","display_name":"Memory model","level":3,"score":0.3824000060558319},{"id":"https://openalex.org/C162319229","wikidata":"https://www.wikidata.org/wiki/Q175263","display_name":"Data structure","level":2,"score":0.3684999942779541},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.36579999327659607},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.35899999737739563},{"id":"https://openalex.org/C43364308","wikidata":"https://www.wikidata.org/wiki/Q8799","display_name":"Byte","level":2,"score":0.34929999709129333},{"id":"https://openalex.org/C137180784","wikidata":"https://www.wikidata.org/wiki/Q6997825","display_name":"Nested transaction","level":5,"score":0.3239000141620636},{"id":"https://openalex.org/C187191949","wikidata":"https://www.wikidata.org/wiki/Q1138496","display_name":"Profiling (computer programming)","level":2,"score":0.3222000002861023},{"id":"https://openalex.org/C79240183","wikidata":"https://www.wikidata.org/wiki/Q1779327","display_name":"Optimistic concurrency control","level":5,"score":0.31119999289512634},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.3070000112056732},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.30160000920295715},{"id":"https://openalex.org/C68489960","wikidata":"https://www.wikidata.org/wiki/Q2370659","display_name":"Transactional leadership","level":2,"score":0.2971999943256378},{"id":"https://openalex.org/C105122174","wikidata":"https://www.wikidata.org/wiki/Q322202","display_name":"Garbage collection","level":3,"score":0.275299996137619},{"id":"https://openalex.org/C34339311","wikidata":"https://www.wikidata.org/wiki/Q1050390","display_name":"C dynamic memory allocation","level":4,"score":0.2743000090122223},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.27239999175071716},{"id":"https://openalex.org/C84511453","wikidata":"https://www.wikidata.org/wiki/Q2914952","display_name":"Concurrency control","level":3,"score":0.2703000009059906},{"id":"https://openalex.org/C119024030","wikidata":"https://www.wikidata.org/wiki/Q759899","display_name":"Call stack","level":3,"score":0.2694999873638153},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.26820001006126404},{"id":"https://openalex.org/C198140048","wikidata":"https://www.wikidata.org/wiki/Q10859422","display_name":"Software versioning","level":3,"score":0.263700008392334},{"id":"https://openalex.org/C146101286","wikidata":"https://www.wikidata.org/wiki/Q7003418","display_name":"Linked list","level":2,"score":0.2632000148296356},{"id":"https://openalex.org/C193343404","wikidata":"https://www.wikidata.org/wiki/Q1928607","display_name":"Page fault","level":5,"score":0.2596000134944916},{"id":"https://openalex.org/C1306188","wikidata":"https://www.wikidata.org/wiki/Q4060687","display_name":"Nested loop join","level":2,"score":0.2574999928474426},{"id":"https://openalex.org/C203222032","wikidata":"https://www.wikidata.org/wiki/Q5159104","display_name":"Concurrent data structure","level":3,"score":0.2538999915122986}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.31449/inf.v50i7.8356","is_oa":true,"landing_page_url":"https://doi.org/10.31449/inf.v50i7.8356","pdf_url":"https://www.informatica.si/index.php/informatica/article/download/8356/6496","source":{"id":"https://openalex.org/S4210173311","display_name":"Informatica","issn_l":"0350-5596","issn":["0350-5596","1854-3871"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310314525","host_organization_name":"Slovenian Society Informatika","host_organization_lineage":["https://openalex.org/P4310314525"],"host_organization_lineage_names":["Slovenian Society Informatika"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Informatica","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.31449/inf.v50i7.8356","is_oa":true,"landing_page_url":"https://doi.org/10.31449/inf.v50i7.8356","pdf_url":"https://www.informatica.si/index.php/informatica/article/download/8356/6496","source":{"id":"https://openalex.org/S4210173311","display_name":"Informatica","issn_l":"0350-5596","issn":["0350-5596","1854-3871"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310314525","host_organization_name":"Slovenian Society Informatika","host_organization_lineage":["https://openalex.org/P4310314525"],"host_organization_lineage_names":["Slovenian Society Informatika"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Informatica","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W7130820360.pdf","grobid_xml":"https://content.openalex.org/works/W7130820360.grobid-xml"},"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"In":[0],"concurrent":[1],"programming,":[2],"Software":[3],"Transactional":[4],"Memory":[5],"(STM)":[6],"provides":[7],"an":[8,99,191],"efficient":[9],"mechanism":[10],"formanaging":[11],"shared":[12],"memory":[13,43,77,165,218],"in":[14,139,154,245],"parallel":[15],"computations,":[16],"avoiding":[17],"common":[18],"issues":[19],"like":[20],"locks":[21],"and":[22,42,49,53,57,63,76,93,164,171,211],"deadlocks.":[23],"Acrucial":[24],"aspect":[25],"of":[26,32,47,61,143,259],"STM":[27,68,84],"systems":[28,247],"is":[29],"the":[30,59,80,132,147,198,255],"implementation":[31,227],"transactional":[33],"variables":[34],"(TVars),":[35],"whichsignificantly":[36],"influence":[37],"concurrency":[38,184,256],"levels,":[39],"execution":[40,72],"time,":[41,73],"overhead.":[44,78],"Two":[45],"primaryimplementations":[46],"TVars\u2014nested":[48],"non-nested\u2014present":[50],"distinct":[51],"advantages":[52],"trade-offs.":[54],"This":[55],"studyevaluates":[56],"compares":[58],"effects":[60],"nested":[62,148,159,182],"non-nested":[64,133,199],"TVar":[65,251],"implementations":[66,91],"on":[67,70,95,254],"performance,focusing":[69],"concurrency,":[71],"rollback":[74],"complexity,":[75],"Using":[79],"Haskellprogramming":[81],"language":[82],"with":[83,98,228],"libraries":[85],"under":[86,237],"GHC":[87],"version":[88,134,149,200],"8.6.5,":[89],"both":[90],"weredeveloped":[92],"tested":[94],"a":[96,140],"system":[97],"Intel":[100,114],"Core":[101],"i5-1035G1":[102],"CPU":[103],"@":[104],"1.20":[105],"GHz,":[106],"8":[107],"GB":[108,113],"DDR4":[109],"RAM,":[110],"anda":[111],"512":[112],"660p":[115],"NVMe":[116],"SSD":[117],"running":[118],"Windows":[119],"11":[120],"Pro.":[121],"Each":[122],"configuration":[123],"executed":[124],"multiple":[125],"depositand":[126],"withdrawal":[127],"operations":[128,153],"over":[129],"ten":[130],"iterations:":[131],"processed":[135],"approximately":[136,194],"20":[137],"STMoperations":[138],"total":[141,216],"time":[142,163],"2.0":[144],"seconds,":[145],"while":[146],"performed":[150],"about":[151,213],"50":[152],"4.0seconds":[155],"due":[156],"to":[157],"additional":[158],"balance":[160],"adjustments.":[161],"Execution":[162],"usage":[166],"were":[167],"measuredusing":[168],"Haskell\u2019s":[169],"runtime":[170],"heap":[172,217],"profiling":[173],"tools":[174],"(+RTS":[175],"-p":[176],"-hy).":[177],"The":[178],"results":[179],"demonstrate":[180],"that":[181],"TVarsimprove":[183],"by":[185,248],"localizing":[186],"conflicts":[187],"within":[188],"sub-transactions,":[189],"achieving":[190],"average":[192],"operationalthroughput":[193],"25%":[195],"higher":[196],"than":[197],"(0.08":[201],"seconds":[202,208],"per":[203],"operation":[204],"for":[205,209],"nestedvs.":[206],"0.10":[207],"non-nested)":[210],"consuming":[212],"38%":[214],"less":[215,233],"(38,792":[219],"bytes":[220],"vs.63,080":[221],"bytes).":[222],"Non-nested":[223],"TVars":[224],"provide":[225],"simpler":[226],"slightly":[229],"faster":[230],"individual":[231],"executionbut":[232],"effective":[234],"conflict":[235],"resolution":[236],"high":[238],"load.":[239],"These":[240],"insights":[241],"can":[242],"guide":[243],"developers":[244],"optimizingSTM-based":[246],"selecting":[249],"appropriate":[250],"models":[252],"based":[253],"demands":[257],"andcomplexity":[258],"their":[260],"applications.":[261]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2026-02-22T00:00:00"}