{"id":"https://openalex.org/W109536563","doi":"https://doi.org/10.31274/rtd-180813-16975","title":"Beyond the arithmetic constraint: depth-optimal mapping of logic chains in reconfigurable fabrics","display_name":"Beyond the arithmetic constraint: depth-optimal mapping of logic chains in reconfigurable fabrics","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W109536563","doi":"https://doi.org/10.31274/rtd-180813-16975","mag":"109536563"},"language":"en","primary_location":{"id":"doi:10.31274/rtd-180813-16975","is_oa":false,"landing_page_url":"https://doi.org/10.31274/rtd-180813-16975","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Iowa State University, Digital Repository","raw_type":"dissertation"},"type":"dissertation","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088071718","display_name":"M.T. Frederick","orcid":null},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Michael Todd Frederick","raw_affiliation_strings":["Iowa State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Iowa State University","institution_ids":["https://openalex.org/I173911158"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5088071718"],"corresponding_institution_ids":["https://openalex.org/I173911158"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.629523515701294},{"id":"https://openalex.org/keywords/carry","display_name":"Carry (investment)","score":0.5918278098106384},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.5148558020591736},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.43151846528053284},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3955550193786621},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3813696503639221},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3573892116546631},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1834048628807068}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.629523515701294},{"id":"https://openalex.org/C2776299755","wikidata":"https://www.wikidata.org/wiki/Q432449","display_name":"Carry (investment)","level":2,"score":0.5918278098106384},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.5148558020591736},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.43151846528053284},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3955550193786621},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3813696503639221},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3573892116546631},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1834048628807068},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.31274/rtd-180813-16975","is_oa":false,"landing_page_url":"https://doi.org/10.31274/rtd-180813-16975","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Iowa State University, Digital Repository","raw_type":"dissertation"},{"id":"pmh:oai:lib.dr.iastate.edu:rtd-16770","is_oa":false,"landing_page_url":"https://lib.dr.iastate.edu/rtd/15771","pdf_url":null,"source":{"id":"https://openalex.org/S4377196104","display_name":"Iowa State University Digital Repository (Iowa State University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I173911158","host_organization_name":"Iowa State University","host_organization_lineage":["https://openalex.org/I173911158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Retrospective Theses and Dissertations","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2014521732","https://openalex.org/W3012528295","https://openalex.org/W2024574431","https://openalex.org/W2387100797","https://openalex.org/W1967938402","https://openalex.org/W2787072969","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W1522517392","https://openalex.org/W2424214691"],"abstract_inverted_index":{"Look-up":[0],"table":[1],"based":[2],"FPGAs":[3,40],"have":[4,34,182],"migrated":[5],"from":[6],"a":[7,14,22,140,149,172,204,229,292,300],"niche":[8],"technology":[9,231],"for":[10,24,102,126,139,275],"design":[11,112],"prototyping":[12],"to":[13,77,97,143,166,174,181,207,320],"valuable":[15],"end-product":[16],"component":[17],"and,":[18],"in":[19,64,148,220,240,331],"some":[20],"cases,":[21],"replacement":[23],"general":[25,212],"purpose":[26],"processors":[27],"and":[28,41,55,110,189,211,250,311,328],"ASICs":[29,42],"alike.":[30],"One":[31],"way":[32],"architects":[33],"bridged":[35],"the":[36,45,68,99,136,157,163,201,208,270,288],"performance":[37],"gap":[38],"between":[39],"is":[43,67,74,90,169,179,226,272,307],"through":[44],"inclusion":[46],"of":[47,108,162,203,269,281,305],"specialized":[48],"components":[49],"such":[50],"as":[51,81,171,228,291],"multipliers,":[52],"RAM":[53],"modules,":[54],"microcontrollers.":[56],"Another":[57],"dedicated":[58],"structure":[59,299],"that":[60,155,315],"has":[61],"become":[62],"standard":[63],"reconfigurable":[65],"fabrics":[66],"arithmetic":[69,79,249],"carry":[70,100,118,164,209,289],"chain.":[71],"Currently,":[72],"it":[73,89,199],"only":[75,125,137,192],"used":[76],"map":[78,144],"operations":[80,105],"identified":[82],"by":[83],"HDL":[84,244,321],"macros.":[85,245],"For":[86],"non-arithmetic":[87,251],"operations,":[88],"an":[91,221],"idle":[92],"but":[93,262,277],"potentially":[94],"powerful":[95],"resource.;Obstacles":[96],"using":[98,287],"chain":[101,119,165,210,271,290],"generic":[103,145,237],"logic":[104,146,186,218,238,252,260],"include":[106],"lack":[107],"architectural":[109,176],"computer-aided":[111],"support.":[113],"Current":[114],"carry-select":[115,150],"architectures":[116],"facilitate":[117],"reuse,":[120],"although":[121],"they":[122],"do":[123],"so":[124],"(K-1)-input":[127],"operations.":[128],"Additionally,":[129],"hardware":[130],"description":[131],"language":[132],"(HDL)":[133],"macros":[134],"are":[135,266,326],"recourse":[138],"designer":[141],"wishing":[142],"chains":[147,219,239,253,322],"architecture.":[151],"A":[152],"novel":[153,230],"architecture":[154],"allows":[156],"full":[158],"K-input":[159,205],"operational":[160],"capacity":[161],"be":[167],"harnessed":[168],"presented":[170,227],"solution":[173],"current":[175],"limitations.":[177],"It":[178,246],"shown":[180],"negligible":[183],"impact":[184],"on":[185],"element":[187],"area":[188],"delay.":[190],"Using":[191],"two":[193],"additional":[194],"2:1":[195],"pass":[196],"transistor":[197],"multiplexers,":[198],"enables":[200],"transmission":[202],"operation":[206],"routing":[213,264],"simultaneously.":[214],"To":[215],"successfully":[216],"identify":[217],"arbitrary":[222],"Boolean":[223],"network,":[224],"ChainMap":[225,234,316],"mapping":[232],"algorithm.":[233],"creates":[235],"delay-optimal":[236],"polynomial":[241],"time":[242],"without":[243],"maps":[247],"both":[248],"whenever":[254],"depth":[255,261],"increasing":[256],"nodes,":[257],"which":[258],"increase":[259],"not":[263,273],"depth,":[265],"encountered.":[267],"Use":[268],"reserved":[274],"arithmetic,":[276],"rather":[278],"any":[279],"set":[280],"gates":[282],"exhibiting":[283],"similar":[284],"characteristics.":[285],"By":[286],"generic,":[293],"near":[294],"zero-delay":[295],"adjacent":[296],"cell":[297],"interconnection":[298],"potential":[301],"average":[302],"optimal":[303],"speedup":[304],"1.4x":[306],"revealed.":[308],"Post":[309],"place":[310],"route":[312],"experiments":[313],"indicate":[314],"solutions":[317],"perform":[318],"similarly":[319],"when":[323],"cluster":[324],"resources":[325],"abundant":[327],"significantly":[329],"better":[330],"cluster-constrained":[332],"arrays.":[333]},"counts_by_year":[],"updated_date":"2026-08-18T07:49:30.821534","created_date":"2025-10-10T00:00:00"}