{"id":"https://openalex.org/W6889801305","doi":"https://doi.org/10.26190/unsworks/16636","title":"Reconfigurable high performance baseband towards software defined radio","display_name":"Reconfigurable high performance baseband towards software defined radio","publication_year":2013,"publication_date":"2013-01-01","ids":{"openalex":"https://openalex.org/W6889801305","doi":"https://doi.org/10.26190/unsworks/16636"},"language":"en","primary_location":{"id":"pmh:oai:unsworks.unsw.edu.au:1959.4/53281","is_oa":false,"landing_page_url":"http://handle.unsw.edu.au/1959.4/53281","pdf_url":null,"source":{"id":"https://openalex.org/S4377196481","display_name":"UNSWorks (UNSW Sydney)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I31746571","host_organization_name":"UNSW Sydney","host_organization_lineage":["https://openalex.org/I31746571"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Thesis"},"type":"dissertation","indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.26190/unsworks/16636","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Tang, Liang","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Tang, Liang","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":true,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.2955999970436096,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.2955999970436096,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.1768999993801117,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.15760000050067902,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.8838000297546387},{"id":"https://openalex.org/keywords/baseband","display_name":"Baseband","score":0.8220999836921692},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.7282999753952026},{"id":"https://openalex.org/keywords/software-defined-radio","display_name":"Software-defined radio","score":0.6601999998092651},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.5684999823570251},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.49939998984336853},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.49779999256134033},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.4797999858856201},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.3707999885082245},{"id":"https://openalex.org/keywords/communications-protocol","display_name":"Communications protocol","score":0.3644999861717224}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.8838000297546387},{"id":"https://openalex.org/C65165936","wikidata":"https://www.wikidata.org/wiki/Q575784","display_name":"Baseband","level":3,"score":0.8220999836921692},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.765500009059906},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.7282999753952026},{"id":"https://openalex.org/C171115542","wikidata":"https://www.wikidata.org/wiki/Q1331892","display_name":"Software-defined radio","level":2,"score":0.6601999998092651},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6028000116348267},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.5684999823570251},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.49939998984336853},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.49779999256134033},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.4797999858856201},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40369999408721924},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4027999937534332},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.3707999885082245},{"id":"https://openalex.org/C12269588","wikidata":"https://www.wikidata.org/wiki/Q132364","display_name":"Communications protocol","level":2,"score":0.3644999861717224},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.34610000252723694},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.33070001006126404},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.3111000061035156},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.30399999022483826},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.30140000581741333},{"id":"https://openalex.org/C108037233","wikidata":"https://www.wikidata.org/wiki/Q11375","display_name":"Wireless network","level":3,"score":0.2858999967575073},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.28209999203681946},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.2782999873161316},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.2750999927520752},{"id":"https://openalex.org/C192220659","wikidata":"https://www.wikidata.org/wiki/Q1245659","display_name":"Universal Software Radio Peripheral","level":3,"score":0.27309998869895935},{"id":"https://openalex.org/C2777062904","wikidata":"https://www.wikidata.org/wiki/Q545406","display_name":"Toolchain","level":3,"score":0.2644999921321869},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.24879999458789825},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.24719999730587006},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.2329999953508377},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.23280000686645508},{"id":"https://openalex.org/C101765175","wikidata":"https://www.wikidata.org/wiki/Q577764","display_name":"Communications system","level":2,"score":0.2313999980688095},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2264000028371811},{"id":"https://openalex.org/C86338984","wikidata":"https://www.wikidata.org/wiki/Q79708","display_name":"General Packet Radio Service","level":3,"score":0.22589999437332153},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.2215999960899353},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.22020000219345093},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.218299999833107},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.21709999442100525},{"id":"https://openalex.org/C67212190","wikidata":"https://www.wikidata.org/wiki/Q104851","display_name":"Firmware","level":2,"score":0.21639999747276306},{"id":"https://openalex.org/C103987645","wikidata":"https://www.wikidata.org/wiki/Q985806","display_name":"Network interface","level":3,"score":0.21299999952316284},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.21170000731945038},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2087000012397766}],"mesh":[],"locations_count":3,"locations":[{"id":"pmh:oai:unsworks.unsw.edu.au:1959.4/53281","is_oa":false,"landing_page_url":"http://handle.unsw.edu.au/1959.4/53281","pdf_url":null,"source":{"id":"https://openalex.org/S4377196481","display_name":"UNSWorks (UNSW Sydney)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I31746571","host_organization_name":"UNSW Sydney","host_organization_lineage":["https://openalex.org/I31746571"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Thesis"},{"id":"pmh:oai:unsworks.library.unsw.edu.au:1959.4/53281","is_oa":false,"landing_page_url":"http://hdl.handle.net/1959.4/53281","pdf_url":null,"source":{"id":"https://openalex.org/S4306401737","display_name":"UNSWorks (University of New South Wales, Sydney, Australia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I40053085","host_organization_name":"Australian Defence Force Academy","host_organization_lineage":["https://openalex.org/I40053085"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"http://purl.org/coar/resource_type/c_db06"},{"id":"doi:10.26190/unsworks/16636","is_oa":true,"landing_page_url":"https://doi.org/10.26190/unsworks/16636","pdf_url":null,"source":{"id":"https://openalex.org/S7407053176","display_name":"University of New South Wales","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"thesis"}],"best_oa_location":{"id":"doi:10.26190/unsworks/16636","is_oa":true,"landing_page_url":"https://doi.org/10.26190/unsworks/16636","pdf_url":null,"source":{"id":"https://openalex.org/S7407053176","display_name":"University of New South Wales","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"thesis"},"sustainable_development_goals":[{"display_name":"Decent work and economic growth","score":0.5409371852874756,"id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"The":[0,77,100,136,185,253,346,389,427,521,542,776],"need":[1],"to":[2,128,149,191,199,407,415,434,455,501,509,528,537,597,637,672,716,758,768,782],"integrate":[3],"multiple":[4,40,167,268,359,555],"wireless":[5,41,134,168],"communication":[6,24,72,120,169,387],"protocols":[7,25,42,121],"into":[8,247,712],"a":[9,58,82,130,144,211,300,306,310,373,605,666,670,681,697,788],"single":[10],"low-cost,":[11],"low":[12],"power":[13,278,363,405,449,499,588],"hardware":[14],"platform":[15],"is":[16,63,103,163,188,215,224,259,289,315,351,365,382,412,430,471,484,506,524,546,567,595,610,623,655],"prompted":[17],"by":[18,343,476,619],"the":[19,93,177,207,228,235,240,248,257,272,296,327,354,418,466,512,550,561,573,601,616,620,639,645,651,658,674,707,713,718,759,765,770,773,784],"increasing":[20,344],"number":[21,630,652,659],"of":[22,96,105,256,267,274,348,358,421,447,515,544,549,554,592,631,653,772],"emerging":[23],"and":[26,117,193,201,210,239,277,332,362,369,396,411,436,440,451,458,505,530,539,581,587,599,643,691,701,710,722,730,738,752,756,764],"applications":[27,444,534],"in":[28,43,54,69,140,227,295,305,337,401,445,473,495,585,625,665],"modern":[29],"embedded":[30,711],"systems.":[31],"This":[32,172],"thesis":[33,142,475],"proposes":[34],"an":[35,44,262,477,611],"efficient":[36,385,478],"methodology":[37,763],"for":[38,181,195,317,384,442,488,532,615,677],"integrating":[39],"ASIC":[45,263,356,461,552,574],"which":[46,90,110,165,223,483,609],"minimizes":[47],"resource":[48],"consumption.":[49,589],"Two":[50],"techniques":[51],"are":[52,280,635,694,703,754],"outlined":[53],"this":[55,141,338,349,474,626],"thesis.":[56,627],"First":[57],"hierarchical":[59],"datapath":[60,78,114,761],"merging":[61,79,115,762],"algorithm":[62],"developed":[64,704,755],"so":[65],"that":[66],"common":[67],"components":[68],"two":[70],"different":[71,686],"circuits":[73,109],"can":[74,91,118,174,231,243,340],"be":[75,232,244,341],"shared.":[76],"approach":[80],"builds":[81],"combined":[83,355,551],"generic":[84],"circuit":[85,614],"with":[86,124,220],"inserted":[87],"multiplexers":[88],"(MUXes)":[89],"provide":[92],"same":[94],"functionality":[95],"each":[97,182],"individual":[98,269,360,556],"circuit.":[99],"proposed":[101,164,186,316,383,390,428,472,522,624,760],"method":[102,138,148,429,523],"orders":[104],"magnitude":[106],"faster":[107],"than":[108,261,353,367,572,657],"emanated":[111],"from":[112,742],"existing":[113],"algorithms,":[116],"switch":[119],"between":[122,206],"packets":[123],"short":[125],"switching":[126,288],"time":[127],"create":[129],"virtual":[131],"simultaneous":[132],"multi-mode":[133],"communication.":[135],"second":[137],"shown":[139],"examines":[143],"more":[145,571],"flexible":[146,189,431,525],"reconfigurable":[147,307,318,328,375,391,438,463,467,606,698],"support":[150,717,783],"various":[151],"baseband":[152,170,183,720,791],"protocols.":[153,171],"A":[154,203,628],"pipelined":[155,312],"programmable":[156,409,485,503],"Software":[157,422,516],"Defined":[158,423,517],"Radio":[159,424,518],"Coprocessor":[160],"(SDR":[161],"CP)":[162],"integrates":[166],"coprocessor":[173,187,258],"dynamically":[175],"select":[176,644],"suitable":[178,194,441,531],"pipeline":[179],"stages":[180,251],"protocol.":[184],"(compared":[190,198],"ASICs)":[192,529],"mobile":[196,443,533],"application":[197],"FPGAs":[200,538],"DSPs).":[202],"novel":[204,311,374,682],"interface":[205],"SDR":[208,229,249,297,714,766,777,790],"CP":[209,250,298,715,767,778],"general":[212,236],"purpose":[213,237],"processor":[214,583],"proposed.":[216],"Any":[217],"future":[218],"protocol":[219,287],"signal":[221,302],"processing,":[222],"not":[225],"supported":[226],"CP,":[230],"executed":[233],"on":[234,568,706],"processor,":[238,480],"processed":[241],"data":[242],"fed":[245],"back":[246],"efficiently.":[252],"area":[254,347,543,586],"size":[255],"smaller":[260,352],"or":[264],"FPGA":[265,368,580],"implementation":[266,357,553],"protocols,":[270],"while":[271,560],"overheads":[273],"timing":[275],"delay":[276],"consumption":[279,364,450,566],"kept":[281],"within":[282],"reasonable":[283],"levels.":[284],"Additionally,":[285],"fast":[286,414,508],"supported.":[290,695],"Each":[291],"carefully":[292],"designed":[293],"stage":[294],"performs":[299],"certain":[301,739],"processing":[303],"function":[304,740],"fashion.":[308],"Firstly,":[309],"recursive":[313],"architecture":[314,339,350],"linear":[319],"feedback":[320],"shift":[321],"register":[322],"(LFSR)":[323],"based":[324,380,462,705],"architecture,":[325],"including":[326],"scrambler,":[329],"convolutional":[330,397,621,687],"encoder,":[331,622],"CRC":[333],"circuits.":[334],"High":[335],"throughput":[336,452,562],"achieved":[342],"parallelism.":[345],"circuits,":[361,559],"less":[366,404,498,656],"ASIP/DSP":[370,602],"processors.":[371],"Secondly,":[372],"variable":[376],"increment":[377],"step":[378],"(VIS)":[379],"interleaver":[381,392],"multimode":[386],"applications.":[388,426,520],"supports":[393],"both":[394,579],"block":[395],"interleaving,":[398],"costs":[399,493],"little":[400,494],"area,":[402,448,496],"consumes":[403,497],"compared":[406,433,454,500,527,536],"other":[408,460,502],"solutions,":[410,504],"sufficiently":[413,507],"satisfy":[416,510],"even":[417,511],"most":[419,513,646],"demanding":[420,514],"(SDR)":[425,519],"(when":[432,453,526,535],"ASICs":[435],"some":[437,459],"solutions)":[439],"terms":[446,591],"FPGAs,":[456],"processors":[457],"proposals).":[464],"Thirdly,":[465],"modulation":[468,490,557],"mapping":[469,558],"scheme":[470],"tiny":[479],"named":[481],"MAPro,":[482],"at":[486],"runtime":[487],"differing":[489],"schemes.":[491],"MAPro":[492,545,577,594],"ASIP":[540,582],"processors).":[541],"only":[547],"25\\%":[548],"meets":[563],"specification.":[564],"Power":[565],"average":[569],"110\\%":[570],"implementation.":[575],"However,":[576],"outperforms":[578,600],"significantly":[584],"In":[590],"throughput,":[593],"similar":[596],"FPGA,":[598],"processor.":[603],"Next,":[604],"Viterbi":[607],"decoder,":[608],"error":[612],"correction":[613],"bits":[617],"coded":[618],"limited":[629],"Add-Compare-Select":[632],"(ACS)":[633],"units":[634,663],"used":[636],"update":[638,673],"new":[640],"path":[641,675],"metrics":[642,676],"optimal":[647],"trellis":[648,660],"path.":[649],"When":[650],"ACS":[654,662],"state,":[661],"work":[664],"iteration":[667],"fashion":[668],"via":[669],"RAM":[671,683],"all":[678],"states.":[679],"With":[680],"address":[684],"generator,":[685],"encoder":[688],"coding":[689],"rates":[690],"constraint":[692],"lengths":[693],"Lastly,":[696],"puncture,":[699],"spreading":[700],"filter":[702],"current":[708],"literature,":[709],"full":[719,735],"transmission":[721,736],"receiving":[723,785],"paths.":[724],"Wireless":[725],"LAN":[726],"(WLAN)":[727],"802.11a,":[728],"802.11b":[729],"Ultra":[731],"Wide":[732],"Band":[733],"(UWB)":[734],"chain,":[737],"blocks":[741],"802.11n,":[743],"802.11ac,":[744],"WiMAX,":[745],"WPAN,":[746],"CDMA":[747],"IS-95,":[748],"LTE,":[749],"DVB-T,":[750],"ISDB-T":[751],"DTMB":[753],"mapped":[757],"prove":[769],"efficacy":[771],"author's":[774],"proposal.":[775],"has":[779],"been":[780],"extended":[781],"chain":[786],"as":[787],"complete":[789],"solution.":[792]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}