{"id":"https://openalex.org/W2165029601","doi":"https://doi.org/10.2478/v10006-007-0046-8","title":"Reduction in the Number of PAL Macrocells in the Circuit of a Moore FSM","display_name":"Reduction in the Number of PAL Macrocells in the Circuit of a Moore FSM","publication_year":2007,"publication_date":"2007-12-01","ids":{"openalex":"https://openalex.org/W2165029601","doi":"https://doi.org/10.2478/v10006-007-0046-8","mag":"2165029601"},"language":"en","primary_location":{"id":"doi:10.2478/v10006-007-0046-8","is_oa":true,"landing_page_url":"https://doi.org/10.2478/v10006-007-0046-8","pdf_url":"https://sciendo.com/pdf/10.2478/v10006-007-0046-8","source":{"id":"https://openalex.org/S117679522","display_name":"International Journal of Applied Mathematics and Computer Science","issn_l":"1641-876X","issn":["1641-876X","2083-8492"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310320322","host_organization_name":"De Gruyter Open","host_organization_lineage":["https://openalex.org/P4310320322","https://openalex.org/P4310313990"],"host_organization_lineage_names":["De Gruyter Open","De Gruyter"],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Applied Mathematics and Computer Science","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://sciendo.com/pdf/10.2478/v10006-007-0046-8","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114017949","display_name":"Alexander Barkalov","orcid":null},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":true,"raw_author_name":"Alexander Barkalov","raw_affiliation_strings":["Institute of Computer Engineering and Electronics, University of Zielona Gra ul. Podgrna 50, 65-246 Zielona Gra, Poland","Institute of Computer Engineering and Electronics, University of Zielona G\u00f3ra ul. Podg\u00f3rna 50, 65-246 Zielona G\u00f3ra, Poland"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Engineering and Electronics, University of Zielona Gra ul. Podgrna 50, 65-246 Zielona Gra, Poland","institution_ids":["https://openalex.org/I46305939"]},{"raw_affiliation_string":"Institute of Computer Engineering and Electronics, University of Zielona G\u00f3ra ul. Podg\u00f3rna 50, 65-246 Zielona G\u00f3ra, Poland","institution_ids":["https://openalex.org/I46305939"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079123162","display_name":"Larysa Titarenko","orcid":"https://orcid.org/0000-0001-9558-3322"},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Larysa Titarenko","raw_affiliation_strings":["Institute of Computer Engineering and Electronics, University of Zielona Gra ul. Podgrna 50, 65-246 Zielona Gra, Poland","Institute of Computer Engineering and Electronics, University of Zielona G\u00f3ra ul. Podg\u00f3rna 50, 65-246 Zielona G\u00f3ra, Poland"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Engineering and Electronics, University of Zielona Gra ul. Podgrna 50, 65-246 Zielona Gra, Poland","institution_ids":["https://openalex.org/I46305939"]},{"raw_affiliation_string":"Institute of Computer Engineering and Electronics, University of Zielona G\u00f3ra ul. Podg\u00f3rna 50, 65-246 Zielona G\u00f3ra, Poland","institution_ids":["https://openalex.org/I46305939"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085989076","display_name":"S\u0142awomir Chmielewski","orcid":"https://orcid.org/0000-0001-9671-2800"},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"S\u0142awomir Chmielewski","raw_affiliation_strings":["Institute of Computer Engineering and Electronics, University of Zielona Gra ul. Podgrna 50, 65-246 Zielona Gra, Poland","Institute of Computer Engineering and Electronics, University of Zielona G\u00f3ra ul. Podg\u00f3rna 50, 65-246 Zielona G\u00f3ra, Poland"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Engineering and Electronics, University of Zielona Gra ul. Podgrna 50, 65-246 Zielona Gra, Poland","institution_ids":["https://openalex.org/I46305939"]},{"raw_affiliation_string":"Institute of Computer Engineering and Electronics, University of Zielona G\u00f3ra ul. Podg\u00f3rna 50, 65-246 Zielona G\u00f3ra, Poland","institution_ids":["https://openalex.org/I46305939"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5114017949"],"corresponding_institution_ids":["https://openalex.org/I46305939"],"apc_list":{"value":4080,"currency":"PLN","value_usd":1100},"apc_paid":{"value":4080,"currency":"PLN","value_usd":1100},"fwci":3.231,"has_fulltext":true,"cited_by_count":41,"citation_normalized_percentile":{"value":0.92100284,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"17","issue":"4","first_page":"565","last_page":"575"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9891999959945679,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9864000082015991,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.7954525947570801},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7067070007324219},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.651576817035675},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5652621984481812},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5319799184799194},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.5147964358329773},{"id":"https://openalex.org/keywords/complex-programmable-logic-device","display_name":"Complex programmable logic device","score":0.49389582872390747},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.444801926612854},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3313705325126648},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3210979700088501},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17155003547668457},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15832743048667908},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08212500810623169}],"concepts":[{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.7954525947570801},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7067070007324219},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.651576817035675},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5652621984481812},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5319799184799194},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.5147964358329773},{"id":"https://openalex.org/C128315158","wikidata":"https://www.wikidata.org/wiki/Q1063858","display_name":"Complex programmable logic device","level":2,"score":0.49389582872390747},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.444801926612854},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3313705325126648},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3210979700088501},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17155003547668457},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15832743048667908},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08212500810623169},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.2478/v10006-007-0046-8","is_oa":true,"landing_page_url":"https://doi.org/10.2478/v10006-007-0046-8","pdf_url":"https://sciendo.com/pdf/10.2478/v10006-007-0046-8","source":{"id":"https://openalex.org/S117679522","display_name":"International Journal of Applied Mathematics and Computer Science","issn_l":"1641-876X","issn":["1641-876X","2083-8492"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310320322","host_organization_name":"De Gruyter Open","host_organization_lineage":["https://openalex.org/P4310320322","https://openalex.org/P4310313990"],"host_organization_lineage_names":["De Gruyter Open","De Gruyter"],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Applied Mathematics and Computer Science","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.104.9792","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.104.9792","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://matwbn.icm.edu.pl/ksiazki/amc/amc17/amc17412.pdf","raw_type":"text"},{"id":"pmh:oai:zbc.uz.zgora.pl:78676","is_oa":false,"landing_page_url":"https://zbc.uz.zgora.pl/dlibra/docmetadata?showContent=true&id=78676","pdf_url":null,"source":{"id":"https://openalex.org/S4306400400","display_name":"Digital library of Zielona Gora (University of Zielona G\u00f3ra)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I46305939","host_organization_name":"University of Zielona G\u00f3ra","host_organization_lineage":["https://openalex.org/I46305939"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://www.amcs.uz.zgora.pl/?action=papers&issue=30","raw_type":"artyku\u0142"}],"best_oa_location":{"id":"doi:10.2478/v10006-007-0046-8","is_oa":true,"landing_page_url":"https://doi.org/10.2478/v10006-007-0046-8","pdf_url":"https://sciendo.com/pdf/10.2478/v10006-007-0046-8","source":{"id":"https://openalex.org/S117679522","display_name":"International Journal of Applied Mathematics and Computer Science","issn_l":"1641-876X","issn":["1641-876X","2083-8492"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310320322","host_organization_name":"De Gruyter Open","host_organization_lineage":["https://openalex.org/P4310320322","https://openalex.org/P4310313990"],"host_organization_lineage_names":["De Gruyter Open","De Gruyter"],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Applied Mathematics and Computer Science","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2165029601.pdf","grobid_xml":"https://content.openalex.org/works/W2165029601.grobid-xml"},"referenced_works_count":14,"referenced_works":["https://openalex.org/W49964179","https://openalex.org/W1489025655","https://openalex.org/W1527133664","https://openalex.org/W1704440991","https://openalex.org/W1975029631","https://openalex.org/W1996501408","https://openalex.org/W2026317494","https://openalex.org/W2026754366","https://openalex.org/W2082909013","https://openalex.org/W2116499380","https://openalex.org/W2129183345","https://openalex.org/W2130633046","https://openalex.org/W2148830996","https://openalex.org/W4213095369"],"related_works":["https://openalex.org/W1604898313","https://openalex.org/W2062638831","https://openalex.org/W2128657909","https://openalex.org/W2126243972","https://openalex.org/W2058664275","https://openalex.org/W3209769972","https://openalex.org/W4285156388","https://openalex.org/W2884543446","https://openalex.org/W2996189811","https://openalex.org/W2090045721"],"abstract_inverted_index":{"Reduction":[0],"in":[1,7],"the":[2,8,30,63,89,111],"Number":[3],"of":[4,10,16,32,35,43,49,76,79,92,102,110],"PAL":[5,44,68],"Macrocells":[6],"Circuit":[9],"a":[11,36,40,93],"Moore":[12,20,37],"FSM":[13],"Optimization":[14],"methods":[15,26,54,104,113],"logic":[17],"circuits":[18],"for":[19,96],"finite-state":[21,38,94],"machines":[22],"are":[23,27,55,83,106],"proposed.":[24,100],"These":[25],"based":[28,61],"on":[29,62],"existence":[31],"pseudoequivalent":[33],"states":[34],"machine,":[39],"wide":[41],"fan-in":[42],"macrocells":[45,69],"and":[46,66,70],"free":[47],"resources":[48],"embedded":[50,71],"memory":[51,72],"blocks.":[52,73],"The":[53,74,108],"oriented":[56],"to":[57,87],"hypothetical":[58],"VLSI":[59],"microcircuits":[60],"CPLD":[64],"technology":[65],"containing":[67],"conditions":[75,98],"effective":[77],"application":[78,105],"each":[80],"proposed":[81,103,112],"method":[82],"shown.":[84],"An":[85],"algorithm":[86],"choose":[88],"best":[90],"model":[91],"machine":[95],"given":[97],"is":[99,114],"Examples":[101],"given.":[107],"effectiveness":[109],"also":[115],"investigated.":[116]},"counts_by_year":[{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":6},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}